Hardware Acceleration for Neuromorphic Vision Algorithms 1
暂无分享,去创建一个
Ahmed Al Maashri | C. Chakrabarti | V. Narayanan | M. Cotter | N. Chandramoorthy | M. DeBole | Chi-Li Yu
[1] Hironobu Fujiyoshi,et al. A System for Video Surveillance and Monitoring CMU VSAM Final Report , 1999 .
[2] T. Poggio,et al. Hierarchical models of object recognition in cortex , 1999, Nature Neuroscience.
[3] Gert Cauwenberghs,et al. Saliency-driven image acuity modulation on a reconfigurable silicon array of spiking neurons , 2004, NIPS 2004.
[4] B. Nauta,et al. Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.
[5] Luc Van Gool,et al. The 2005 PASCAL Visual Object Classes Challenge , 2005, MLCW.
[6] Andrew E. Johnson,et al. Computer Vision on Mars , 2007, International Journal of Computer Vision.
[7] David G. Lowe,et al. University of British Columbia. , 1945, Canadian Medical Association journal.
[8] G. Griffin,et al. Caltech-256 Object Category Dataset , 2007 .
[9] Thomas Serre,et al. Robust Object Recognition with Cortex-Like Mechanisms , 2007, IEEE Transactions on Pattern Analysis and Machine Intelligence.
[10] Johannes Schemmel,et al. Wafer-scale integration of analog neural networks , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).
[11] Tomaso Poggio,et al. CNS: a GPU-based framework for simulating cortically-organized networks , 2010 .
[12] Berin Martini,et al. Hardware accelerated convolutional neural networks for synthetic vision systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[13] Dongwook Kim,et al. Computer vision at the hyundai autonomous challenge , 2011, 2011 14th International IEEE Conference on Intelligent Transportation Systems (ITSC).
[14] Narayanan Vijaykrishnan,et al. A hardware architecture for accelerating neuromorphic vision algorithms , 2011, 2011 IEEE Workshop on Signal Processing Systems (SiPS).
[15] Zhen Fang,et al. CogniServe: Heterogeneous Server Architecture for Large-Scale Recognition , 2011, IEEE Micro.
[16] Andrew A. Chien,et al. 10x10: A General-purpose Architectural Approach to Heterogeneity and Energy Efficiency , 2011, ICCS.
[17] Jason Cong,et al. 3D recursive Gaussian IIR on GPU and FPGAs — A case for accelerating bandwidth-bounded applications , 2011, 2011 IEEE 9th Symposium on Application Specific Processors (SASP).
[18] Narayanan Vijaykrishnan,et al. A reconfigurable accelerator for neuromorphic object recognition , 2012, 17th Asia and South Pacific Design Automation Conference.
[19] Narayanan Vijaykrishnan,et al. Accelerating neuromorphic vision algorithms for recognition , 2012, DAC Design Automation Conference 2012.
[20] Narayanan Vijaykrishnan,et al. An FPGA-based accelerator for cortical object classification , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[21] Narayanan Vijaykrishnan,et al. System-On-Chip for Biologically Inspired Vision Applications , 2012, IPSJ Trans. Syst. LSI Des. Methodol..