Automatic test generation using genetically-engineered distinguishing sequences

A fault-oriented sequential circuit test generator is described in which various types of distinguishing sequences are derived, both statically and dynamically, to aid the test generation process. A two-phase algorithm is used during test generation. The first phase activates the target fault, and the second phase propagates the fault effects (FE's) from the flip-flops with assistance from the distinguishing sequences. This strategy improves the propagation of FE's to the primary outputs, and the overall fault coverage is greatly increased. In our new test generator, DIGATE, genetic algorithms are used to derive both activating and distinguishing sequences during test generation. Our results show very high fault coverages for the ISCAS89 sequential benchmark circuits and several synthesized circuits.

[1]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[2]  Elizabeth Marie Rudnick.  Simulation-Based Techniques for Sequential Circuit Testing , 1994 .

[3]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[4]  Daniel G. Saab,et al.  Iterative simulation-based Genetics + Deterministic Techniques = Complete AtPG , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[5]  Elizabeth M. Rudnick,et al.  Application of simple genetic algorithms to sequential circuit test generation , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[6]  Irith Pomeranz,et al.  Application of Homing Sequences to Synchronous Sequential Circuit Testing , 1994, IEEE Trans. Computers.

[7]  Irith Pomeranz,et al.  LOCSTEP: a logic simulation based test generation procedure , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Test generation for sequential circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Srinivas Devadas,et al.  Test generation for highly sequential circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  Sundaram Seshu,et al.  The Diagnosis of Asynchronous Sequential Switching Systems , 1962, IRE Trans. Electron. Comput..

[11]  Seh-Woong Jeong,et al.  Synchronizing sequences and symbolic traversal techniques in test generation , 1993, J. Electron. Test..

[12]  Michael H. Schulz,et al.  ESSENTIAL: an efficient self-learning test pattern generation algorithm for sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[13]  Irith Pomeranz,et al.  LOCSTEP: a logic-simulation-based test generation procedure , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Elizabeth M. Rudnick,et al.  Sequential Circuit Test Generation in a Genetic Algorithm Framework , 1994, 31st Design Automation Conference.

[15]  Janusz Rajski,et al.  Complexity of sequential ATPG , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[16]  Elizabeth M. Rudnick,et al.  Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation , 1995, 32nd Design Automation Conference.

[17]  Ralph Marlett,et al.  An Effective Test Generation System for Sequential Circuits , 1986, 23rd ACM/IEEE Design Automation Conference.

[18]  Lalit M. Patnaik,et al.  A Simulation-Based Test Generation Scheme Using Genetic Algorithms , 1993, The Sixth International Conference on VLSI Design.

[19]  Daniel G. Saab,et al.  CRIS: A test cultivation program for sequential VLSI circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[20]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[21]  Paolo Prinetto,et al.  An automatic test pattern generator for large sequential circuits based on Genetic Algorithms , 1994, Proceedings., International Test Conference.

[22]  Michael S. Hsiao,et al.  Alternating strategies for sequential circuit ATPG , 1996, Proceedings ED&TC European Design and Test Conference.

[23]  D. E. Goldberg,et al.  Genetic Algorithms in Search , 1989 .

[24]  W.-T. Cheng,et al.  The BACK algorithm for sequential test generation , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[25]  Irith Pomeranz,et al.  Application of homing sequences to synchronous sequential circuit testing , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).

[26]  M. Ray Mercer,et al.  Improved sequential ATPG using functional observation information and new justification methods , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[27]  Sudhakar M. Reddy,et al.  A new test generation method for sequential circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[28]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .