Novel circuit design of serial–parallel multiplier in quantum-dot cellular automata technology

The quantum-dot cellular automata (QCA) is a novel technology with greater potential to provide circuits with small size and high speed compared with complementary metal–oxide–semiconductor (CMOS) technology. This paper presents and evaluates a novel serial–parallel QCA multiplier circuit based on a designed efficient full-adder circuit. The designed circuits are simulated using QCADesigner version 2.0.3. The results demonstrate that the proposed circuits have advantages in comparison with other QCA circuits in terms of cell count, area, and cost.

[1]  Trailokya Nath Sasamal,et al.  An optimal design of full adder based on 5-input majority gate in coplanar quantum-dot cellular automata , 2016 .

[2]  Faranak Rabiei,et al.  A novel design of 5-input majority gate in quantum-dot cellular automata technology , 2017, 2017 IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE).

[3]  Meysam Zareiee.  High Performance Nano Device with Reduced Short Channel Effects in High Temperature Applications , 2017 .

[4]  Keivan Navi,et al.  Novel Robust Single Layer Wire Crossing Approach for Exclusive OR Sum of Products Logic Design with Quantum-Dot Cellular Automata , 2014, J. Low Power Electron..

[5]  Ramesh Karri,et al.  The Robust QCA Adder Designs Using Composable QCA Building Blocks , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Dariush Abedi,et al.  Coplanar QCA serial adder and multiplier via clock-zone based crossover , 2015, 2015 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS).

[7]  Earl E. Swartzlander,et al.  Parallel multipliers for Quantum-Dot Cellular Automata , 2009, 2009 IEEE Nanotechnology Materials and Devices Conference.

[8]  Faranak Rabiei,et al.  DESIGN OF NOVEL EFFICIENT FULL ADDER ARCHITECTURE FOR QUANTUM-DOT CELLULAR AUTOMATA TECHNOLOGY , 2018 .

[9]  S. Kassa,et al.  A novel design of quantum dot cellular automata 5-input majority gate with some physical proofs , 2016 .

[10]  Abdalhossein Rezai,et al.  Design of Novel Efficient Multiplexer Architecture for Quantum-dot Cellular Automata , 2017 .

[11]  Mahsa Mehrad,et al.  A Reliable Nano Device with Appropriate Performance in High Temperatures , 2017 .

[12]  Meysam Zareiee.  Modifying Buried Layers in Nano-MOSFET for Achieving Reliable Electrical Characteristics , 2016 .

[13]  K. Sridharan,et al.  Efficient design of Baugh-Wooley multiplier in Quantum-Dot Cellular Automata , 2013, 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013).

[14]  Abdalhossein Rezai,et al.  High-performance full adder architecture in quantum-dot cellular automata , 2017 .

[15]  Gary H. Bernstein,et al.  Operation of a quantum-dot cellular automata (QCA) shift register and analysis of errors , 2003 .

[16]  Sheema Soltany,et al.  High-performance multiplexer architecture for quantum-dot cellular automata , 2016 .

[17]  W. Porod.  Quantum-dot devices and Quantum-dot Cellular Automata , 1997 .

[18]  Abdalhossein Rezai,et al.  A Design Methodology to Optimize the Device Performance in CNTFET , 2017 .

[19]  Shaahin Angizi,et al.  Towards single layer quantum-dot cellular automata adders based on explicit interaction of cells , 2016, J. Comput. Sci..

[20]  Abdalhossein Rezai,et al.  Improved device performance in a CNTFET using La$$_{2}$$2O$$_{3}$$3 high-$$\kappa $$κ dielectrics , 2017 .

[21]  Vikram Pudi,et al.  Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Stefania Perri,et al.  Design of efficient QCA multiplexers , 2016, Int. J. Circuit Theory Appl..

[23]  Faranak Rabiei,et al.  Towards coplanar quantum-dot cellular automata adders based on efficient three-input XOR gate , 2017 .

[24]  Bibhash Sen,et al.  Towards modular design of reliable quantum-dot cellular automata logic circuit using multiplexers , 2015, Comput. Electr. Eng..

[25]  Milad Sangsefidi,et al.  Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover , 2015, IEEE Transactions on Nanotechnology.

[26]  Mahsa Mehrad.  Reducing Floating Body and Short Channel Effects in Nano Scale Transistor: Inserted P+ Region SOI-MOSFET , 2016 .

[27]  Bibhash Sen,et al.  Towards the design of hybrid QCA tiles targeting high fault tolerance , 2016 .

[28]  P. D. Tougaw,et al.  Dynamic behavior of quantum cellular automata , 1996 .

[29]  Heumpil Cho,et al.  Pipelined Carry Lookahead Adder Design in Quantum-dot Cellular Automata , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..

[30]  E. Swartzlander,et al.  Adder Designs and Analyses for Quantum-Dot Cellular Automata , 2007, IEEE Transactions on Nanotechnology.

[31]  Earl E. Swartzlander,et al.  Adder and Multiplier Design in Quantum-Dot Cellular Automata , 2009, IEEE Transactions on Computers.

[32]  E.E. Swartzlander,et al.  Modular Design of Conditional Sum Adders Using Quantum-dot Cellular Automata , 2006, 2006 Sixth IEEE Conference on Nanotechnology.

[33]  Trailokya Nath Sasamal,et al.  Implementation of 4×4 vedic multiplier using carry save adder in quantum-dot cellular automata , 2016, 2016 International Conference on Communication and Signal Processing (ICCSP).