Tuning Word Retiming of a Digitally-Controlled Oscillator Using RF Built-In Self Test

This paper represents an innovative solution to reduce phase noise present on the GMSK modulated spectrum in an all-digital RF transmitter employing a discrete-time oscillator. The root cause of this issue is the improper timing of oscillator tuning word update with respect to the digitally-controlled oscillator (DCO) capacitor state. Using the built-in self test (BIST) circuit in the all-digital PLL (ADPLL), the DCO tuning word update timing is calibrated such that the impact on the phase noise is compensated and desired modulated spectrum margin from the specification is achieved

[1]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[2]  Poras T. Balsara,et al.  Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS Process , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[3]  R.B. Staszewski,et al.  Built-in self testing (BIST) of RF performance in a system-on-chip (SoC) , 2005, 2005 IEEE Dallas/CAS Workshop on Architecture, Circuits and Implementtation of SOCs.

[4]  C. Zheng,et al.  ; 0 ; , 1951 .

[5]  T.H. Lee,et al.  Oscillator phase noise: a tutorial , 1999, IEEE Journal of Solid-State Circuits.

[6]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[7]  R.B. Staszewski,et al.  A digitally controlled oscillator system for SAW-less transmitters in cellular handsets , 2006, IEEE Journal of Solid-State Circuits.