A generalised design technique for traceback survivor memory management in Viterbi decoders
暂无分享,去创建一个
[1] R. E. Peile,et al. Stanford Telecom VLSI design of a convolutional decoder , 1989, IEEE Military Communications Conference, 'Bridging the Gap. Interoperability, Survivability, Security'.
[2] Teresa H. Meng,et al. A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .
[3] Andrew J. Viterbi,et al. Convolutional Codes and Their Performance in Communication Systems , 1971 .
[4] P. Glenn Gulak,et al. Architectural tradeoffs for survivor sequence memory management in Viterbi decoders , 1993, IEEE Trans. Commun..
[5] C. Rader. Memory Management in a Viterbi Decoder , 1981, IEEE Trans. Commun..
[6] Van Nostrand,et al. Error Bounds for Convolutional Codes and an Asymptotically Optimum Decoding Algorithm , 1967 .
[7] Trieu-Kien Truong,et al. A VLSI design for a trace-back Viterbi decoder , 1992, IEEE Trans. Commun..
[8] Robert Cypher,et al. Generalized trace-back techniques for survivor memory management in the Viterbi algorithm , 1993, J. VLSI Signal Process..