Eye opening monitor for optimized self-adaptation of low-power equalizers in multi-gigabit serial links

In modern day communication systems, there is a constant demand for increase in transmission rates. This is however limited by the bandwidth limitation of the channel. Inter symbol interference (IS ...

[1]  J. Lee.  A 20Gb/s Adaptive Equalizer in 0.13/spl mu/m CMOS Technology , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  T.W. Matthews,et al.  A simulation method for accurately determining DC and dynamic offsets in comparators , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[3]  Lee-Sup Kim,et al.  A data pattern-tolerant adaptive equalizer using spectrum balancing method , 2009, 2009 Symposium on VLSI Circuits.

[4]  Fei Yuan,et al.  An Overview of Design Techniques for On-Chip Eye-Monitors of Gbps Data Links , 2012 .

[5]  A. Rylyakov,et al.  A 10Gb/s eye-opening monitor in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  Jri Lee,et al.  A 10Gb/s CMOS adaptive equalizer for backplane applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  Pedro M. Figueiredo,et al.  Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Carlos Sánchez-Azqueta,et al.  A CMOS continuous-time equalizer for short-reach optical communications , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[9]  S.. Gondi,et al.  Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers , 2007, IEEE Journal of Solid-State Circuits.

[10]  A.J. Baker.  An adaptive cable equalizer for serial digital video rates to 400 Mb/s , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[11]  Debesh Bhatta,et al.  A 10Gb/s two dimensional scanning eye opening monitor in 0.18um CMOS process , 2009, 2009 IEEE MTT-S International Microwave Symposium Digest.

[12]  Ulrich Langmann,et al.  A 10-Gb/s CMOS Serial-Link Receiver using Eye-Opening Monitoring for Adaptive Equalization and for Clock and Data Recovery , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[13]  H. Noguchi,et al.  A 40-Gb/s CDR Circuit With Adaptive Decision-Point Control Based on Eye-Opening Monitor Feedback , 2008, IEEE Journal of Solid-State Circuits.

[14]  Deog-Kyoon Jeong,et al.  A 0.18-/spl mu/m CMOS 3.5-gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method , 2004 .

[15]  M. T. Mustaffa,et al.  Comparison of receiver equalization using first-order and second-order Continuous-Time Linear Equalizer in 45 nm process technology , 2012, 2012 4th International Conference on Intelligent and Advanced Systems (ICIAS2012).

[16]  Thomas Toifl,et al.  A 28Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32nm SOI CMOS technology , 2012, 2012 IEEE International Solid-State Circuits Conference.