TORSCHE Scheduling toolbox for Matlab
暂无分享,去创建一个
Z. Hanzalek | P. Sucha | M. Sojka | M. Kutil | P. Šůcha | Z. Hanzálek | M. Sojka | M. Kutil
[1] John A. Clark,et al. Holistic schedulability analysis for distributed hard real-time systems , 1994, Microprocess. Microprogramming.
[2] Sabih H. Gerez,et al. Range-chart-guided iterative data-flow graph scheduling , 1992 .
[3] Emmanuel Grolleau,et al. Response-Time Analysis of tasks with offsets , 2006, 2006 IEEE Conference on Emerging Technologies and Factory Automation.
[4] Klaus H. Ecker,et al. Scheduling Computer and Manufacturing Processes , 2001 .
[5] Premysl Sucha,et al. Scheduling of iterative algorithms on FPGA with pipelined arithmetic unit , 2004, Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004..
[6] Sharad Malik,et al. Chaff: engineering an efficient SAT solver , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[7] Zdenek Hanzalek,et al. Analysis of OSEK/VDX Based Automotive Applications , 2004 .
[8] Jane W.-S. Liu. Real-Time Systems , 2000, Encyclopedia of Algorithms.
[9] Mikael Nolin,et al. Faster Response Time Analysis of Tasks With Offsets , 2004 .
[10] Claire Hanen,et al. A Study of the Cyclic Scheduling Problem on Parallel Processors , 1995, Discret. Appl. Math..
[11] Pascal Richard,et al. Negative results for scheduling independent hard real-time tasks with self-suspensions , 2004, 25th IEEE International Real-Time Systems Symposium.
[12] Michel Renovell,et al. Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream , 2002, Lecture Notes in Computer Science.
[13] Z. Hanzalek,et al. Optimization of finite interval CMA implementation for FPGA , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..
[14] A. Fettweis. Wave digital filters: Theory and practice , 1986, Proceedings of the IEEE.
[15] Seda Ogrenci Memik,et al. Accelerated SAT-based scheduling of control/data flow graphs , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[16] J. Javier Gutiérrez,et al. MAST: Modeling and Analysis Suite for Real Time Applications , 2001, ECRTS.
[17] Michael González Harbour,et al. Schedulability analysis for tasks with static and dynamic offsets , 1998, Proceedings 19th IEEE Real-Time Systems Symposium (Cat. No.98CB36279).
[18] Jirí Kadlec,et al. Logarithmic Number System and Floating-Point Arithmetics on FPGA , 2002, FPL.