A Novel Eye-Diagram Estimation Method for Pulse Amplitude Modulation With N-Level (PAM-N) on Stacked Through-Silicon Vias
暂无分享,去创建一个
Joungho Kim | Kyungjun Cho | Shinyoung Park | Gapyeol Park | Daniel H. Jung | Sumin Choi | Seongsoo Lee | Youngwoo Kim | Junyong Park | Byunggon Kim
[1] Zheng Xu,et al. High-Speed Design and Broadband Modeling of Through-Strata-Vias (TSVs) in 3D Integration , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[2] Seongsoo Lee,et al. A Novel Stochastic Model-Based Eye-Diagram Estimation Method for 8B/10B and TMDS-Encoded High-Speed Channels , 2018, IEEE Transactions on Electromagnetic Compatibility.
[3] Tzong-Lin Wu,et al. Overview of Signal Integrity and EMC Design Technologies on PCB: Fundamentals and Latest Progress , 2013, IEEE Transactions on Electromagnetic Compatibility.
[4] N. Dikhaminjia,et al. High-speed serial link challenges using multi-level signaling , 2016, 2016 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS).
[5] Davi Correia,et al. Performance comparison of different encoding schemes in backplane channel at 25Gbps+ , 2013, 2013 IEEE International Symposium on Electromagnetic Compatibility.
[6] Jri Lee,et al. Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data , 2008, IEEE Journal of Solid-State Circuits.
[7] Jian Xu,et al. Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.
[8] En-Xiao Liu,et al. Progress Review of Electromagnetic Compatibility Analysis Technologies for Packages, Printed Circuit Boards, and Novel Interconnects , 2010, IEEE Transactions on Electromagnetic Compatibility.
[9] Robert S. Patti,et al. Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.
[11] Jun Fan,et al. Signal/Power Integrity Analysis for Multilayer Printed Circuit Boards Using Cascaded S-Parameters , 2010, IEEE Transactions on Electromagnetic Compatibility.
[12] Jihong Ren,et al. Statistical link analysis and in-situ characterization of high-speed memory bus in 3D package systems , 2011, 2011 IEEE International Symposium on Electromagnetic Compatibility.
[13] Jun Fan,et al. Signal Integrity Design for High-Speed Digital Circuits: Progress and Directions , 2010, IEEE Transactions on Electromagnetic Compatibility.
[14] R. Mooney,et al. An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).
[15] E. Bogatin. Essential Principles of Signal Integrity , 2011, IEEE Microwave Magazine.
[16] Arvind Kumar,et al. Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..
[17] Joungho Kim,et al. 30 Gbps High-Speed Characterization and Channel Performance of Coaxial Through Silicon Via , 2014, IEEE Microwave and Wireless Components Letters.