A Novel Eye-Diagram Estimation Method for Pulse Amplitude Modulation With N-Level (PAM-N) on Stacked Through-Silicon Vias

This paper, for the first time, proposed a novel eye-diagram estimation method for pulse amplitude modulation with N-level (PAM-N) signaling. For verification, a through-silicon via (TSV) channel was fabricated. Because the input of the proposed method is an insertion loss, the loss of the fabricated TSV channel was measured up to 110 GHz. The estimated eye diagrams and measured eye diagrams were compared for the same TSV channel. The proposed method and measurements have nearly the same eye-height and eye-width values at data rates of 2, 4, and 8 Gb/s. Therefore, the proposed method successfully provides PAM-N's eye diagram with the insertion loss. Furthermore, bathtub curves were compared for the proposed method and measurements. The proposed method provides a bathtub curve up to 10–12, but in contrast, the measurements only provide a bathtub curve up to 10–5 due to a limited number of samples. Both of the bathtub curves are nearly the same up to 10–5 in amplitude. In conclusion, the eye-diagram estimation method for PAM-N signaling is successfully proposed and verified.

[1]  Zheng Xu,et al.  High-Speed Design and Broadband Modeling of Through-Strata-Vias (TSVs) in 3D Integration , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[2]  Seongsoo Lee,et al.  A Novel Stochastic Model-Based Eye-Diagram Estimation Method for 8B/10B and TMDS-Encoded High-Speed Channels , 2018, IEEE Transactions on Electromagnetic Compatibility.

[3]  Tzong-Lin Wu,et al.  Overview of Signal Integrity and EMC Design Technologies on PCB: Fundamentals and Latest Progress , 2013, IEEE Transactions on Electromagnetic Compatibility.

[4]  N. Dikhaminjia,et al.  High-speed serial link challenges using multi-level signaling , 2016, 2016 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS).

[5]  Davi Correia,et al.  Performance comparison of different encoding schemes in backplane channel at 25Gbps+ , 2013, 2013 IEEE International Symposium on Electromagnetic Compatibility.

[6]  Jri Lee,et al.  Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data , 2008, IEEE Journal of Solid-State Circuits.

[7]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[8]  En-Xiao Liu,et al.  Progress Review of Electromagnetic Compatibility Analysis Technologies for Packages, Printed Circuit Boards, and Novel Interconnects , 2010, IEEE Transactions on Electromagnetic Compatibility.

[9]  Robert S. Patti,et al.  Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.

[11]  Jun Fan,et al.  Signal/Power Integrity Analysis for Multilayer Printed Circuit Boards Using Cascaded S-Parameters , 2010, IEEE Transactions on Electromagnetic Compatibility.

[12]  Jihong Ren,et al.  Statistical link analysis and in-situ characterization of high-speed memory bus in 3D package systems , 2011, 2011 IEEE International Symposium on Electromagnetic Compatibility.

[13]  Jun Fan,et al.  Signal Integrity Design for High-Speed Digital Circuits: Progress and Directions , 2010, IEEE Transactions on Electromagnetic Compatibility.

[14]  R. Mooney,et al.  An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[15]  E. Bogatin Essential Principles of Signal Integrity , 2011, IEEE Microwave Magazine.

[16]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[17]  Joungho Kim,et al.  30 Gbps High-Speed Characterization and Channel Performance of Coaxial Through Silicon Via , 2014, IEEE Microwave and Wireless Components Letters.