Fast signal integrity methodology for PCB pre-layout analysis and layout quality check
暂无分享,去创建一个
[1] Yanjie Zhu,et al. Board-level signal integrity methodology , 2012, 2012 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT).
[2] R. Mooney,et al. An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).
[3] Stephen H. Hall,et al. Advanced Signal Integrity for High-Speed Digital Designs , 2009 .
[4] Xiaoning Ye,et al. A Flexible and efficient bit error rate simulation method for high-speed differential link analysis using time-domain interpolation and superposition , 2008, 2008 IEEE International Symposium on Electromagnetic Compatibility.
[5] Xiaoning Ye,et al. Channel quality comparison for OOGIO bus designs , 2011, 2011 12th International Conference on Electronic Packaging Technology and High Density Packaging.
[6] Jun Fan,et al. Signal Integrity Design for High-Speed Digital Circuits: Progress and Directions , 2010, IEEE Transactions on Electromagnetic Compatibility.