A new frequency compensation technique for three stages OTA by differential feedback path

A new single Miller capacitor for frequency compensation of three-stage amplifier is proposed in this paper. In this scheme, a differential stage in which its negative and positive inputs are connected to the output and input nodes of third stage with a cascade capacitor forms the compensation block of a conventional three-stage amplifier. Analysis shows that this configuration significantly improves the frequency domain performances of total circuit such as phase margin PM and gain-bandwidth product GBW with just a very small amount of compensation capacitor. A three-stage amplifier has been simulated with and without a differential feedback path in a 0.18µm complementary metal-oxide-semiconductor CMOS. The simulated amplifier with a 100pF capacitive load achieved more than 9MHz GBW and 83i¾? PM while the compensation is less than 0.2% of load capacitor. An amplifier based on conventional nested Miller compensation can just achieve less than 0.23MHz GBW with the same load, while using more than 100pF as compensation capacitor. So this method shows an improvement of a factor of 40 in GBW and reduction of a factor of 550 in the size of compensation capacitor. It is a suitable strategy for ON-CHIP compensation in comparison to other methods. Copyright © 2014 John Wiley & Sons, Ltd.

[1]  Abbas Ramazani,et al.  CMOS ring oscillator with combined delay stages , 2014 .

[2]  Johan H. Huijsing,et al.  Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[3]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[4]  Kong-Pang Pun,et al.  Reversed nested Miller compensation with voltage buffer and nulling resistor , 2003, IEEE J. Solid State Circuits.

[5]  Gaetano Palumbo,et al.  Analytical comparison of frequency compensation techniques in three‐stage amplifiers , 2008, Int. J. Circuit Theory Appl..

[6]  Davide Marano,et al.  Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Davide Marano,et al.  Design and implementation of optimized architecture for computing the 2D-DWT for JPEG2000 compression , 2010 .

[8]  Gaetano Palumbo,et al.  Advances in Reversed Nested Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Meysam Akbari,et al.  Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA , 2014 .

[10]  Feng Zhu,et al.  Feedforward reversed nested Miller compensation techniques for three-stage amplifiers , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[11]  Gaetano Palumbo,et al.  Design guidelines for reversed nested Miller compensation in three-stage amplifiers , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[12]  Gaetano Palumbo,et al.  Feedback Amplifiers: Theory and Design , 2002 .

[13]  Hoi Lee,et al.  Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.