Image and video processing platform for field programmable gate arrays using a high-level synthesis
暂无分享,去创建一个
[1] Wolfgang Rosenstiel,et al. SystemC: methodologies and applications , 2003 .
[2] Bart Kienhuis,et al. Automated synthesis of streaming C applications to process networks in hardware , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[3] Philippe Coussy,et al. High-Level Synthesis: from Algorithm to Digital Circuit , 2008 .
[4] Fan Yang,et al. Design of a Real-Time Face Detection Parallel Architecture Using High-Level Synthesis , 2008, EURASIP J. Embed. Syst..
[5] S. D. Haynes,et al. UltraSONIC: A Reconfigurable Architecture for Video Image Processing , 2002, FPL.
[6] Mark Glasser,et al. Open Verification Methodology Cookbook , 2009 .
[7] Luca Benini,et al. Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Dominique Houzet,et al. A Case Study: Quantitative Evaluation of C-Based High-Level Synthesis Systems , 2008, EURASIP J. Embed. Syst..
[9] Wayne Luk,et al. A Reconfigurable Platform for Real-Time Embedded Video Image Processing , 2003, FPL.
[10] Wai-Kai Chen,et al. The VLSI Handbook , 2000 .
[11] Chung-Ping Young,et al. Versatile PC/FPGA based verification/fast prototyping platform with multimedia applications , 2004, Proceedings of the 21st IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.04CH37510).