The reliability and availability analysis of SEU mitigation techniques in SRAM-based FPGAs

Field Programmable Gate Arrays (FPGAs) are becoming an appealing solution in space applications due to their high performance, low cost and flexibility. Unfortunately, reconfigurable SRAM-based FPGAs are extremely susceptible to radiation induced Single Event Upsets (SEUs), especially when COTS components are largely adopted today. SEUs can not be eliminated completely using processing or layout solution, but their destructive effect can be mitigated through fault tolerant design techniques, e.g. redundancy structure, bitstream repair techniques or a combination of them. Meanwhile, the effectiveness of these mitigation techniques should be evaluated before using them in real applications. In this paper, several analytical reliability models are proposed to describe the reliability as well as the availability behavior of these mitigation strategies. These models may help designers to select proper level of protection according to the reliable specification of their system.

[1]  P. Graham,et al.  An Automated Approach to Estimating Hardness Assurance Issues in Triple-Modular Redundancy Circuits in Xilinx FPGAs , 2008, IEEE Transactions on Nuclear Science.

[2]  G.L. Smith,et al.  Techniques to enable FPGA based reconfigurable fault tolerant space computing , 2006, 2006 IEEE Aerospace Conference.

[3]  M. Caffrey,et al.  SEU Mitigation Techniques for Virtex FPGAs in Space Applications , 1999 .

[4]  M. Wirthlin,et al.  Fine-Grain SEU Mitigation for FPGAs Using Partial TMR , 2008, IEEE Transactions on Nuclear Science.

[5]  Qiang Wu,et al.  A FT Solution For SST Data Processing System Using JBits , 2006, The Proceedings of the Multiconference on "Computational Engineering in Systems Applications".

[6]  A. Lesea,et al.  Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis , 2008, IEEE Transactions on Nuclear Science.

[7]  Mehdi B. Tahoori,et al.  An Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs , 2004 .

[8]  Charles E Ebeling,et al.  An Introduction to Reliability and Maintainability Engineering , 1996 .

[9]  Paul Graham,et al.  Accelerator validation of an FPGA SEU simulator , 2003 .

[10]  S. Gerardin,et al.  Effectiveness of TMR-based techniques to mitigate alpha-induced SEU accumulation in commercial SRAM-based FPGAs , 2007, 2007 9th European Conference on Radiation and Its Effects on Components and Systems.

[11]  E. Fuller,et al.  RADIATION TESTING UPDATE, SEU MITIGATION, AND AVAILABILITY ANALYSIS OF THE VIRTEX FPGA FOR SPACE RECONFIGURABLE COMPUTING. , 2000 .

[12]  W. Burleson,et al.  Accurate estimation of soft error rate (SER) in VLSI circuits , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..

[13]  Raoul Velazco,et al.  Estimating error rates in processor-based architectures , 2000 .

[14]  Massimo Violante,et al.  Simulation-based analysis of SEU effects in SRAM-based FPGAs , 2004, IEEE Transactions on Nuclear Science.

[15]  S. Rezgui,et al.  Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .