A model-based synthesis flow for automotive CPS

Synchronous reactive models are used by automotive suppliers to develop functionality delivered as AUTOSAR components to system integrators (OEMs). Integrators must then generate a task implementation from runnables in AUTOSAR components and deploy tasks onto CPU cores, while preserving timing and resource constraints. In this work, we propose an integrated synthesis flow that addresses both sides of the supply chain. On the supplier side, from synchronous models, we generate AUTOSAR runnables that promote reuse and ease the job of finding schedulable implementations. On the integrator side, we find the mapping of runnables onto tasks and allocation of tasks on cores that satisfy the timing constraints and are memory efficient.

[1]  Marco Di Natale,et al.  Buffer optimization in multitask implementations of Simulink models , 2008, TECS.

[2]  TripakisStavros,et al.  Semantics-preserving multitask implementation of synchronous programs , 2008 .

[3]  Edward A. Lee.  Cyber Physical Systems: Design Challenges , 2008, 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC).

[4]  Stephen A. Edwards,et al.  An Esterel compiler for large control-dominated systems , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Insup Lee,et al.  Cyber-physical systems: The next computing revolution , 2010, Design Automation Conference.

[6]  Stephen A. Edwards,et al.  The synchronous languages 12 years later , 2003, Proc. IEEE.

[7]  Stavros Tripakis,et al.  Modular code generation from synchronous block diagrams: modularity vs. code size , 2009, POPL '09.

[8]  Haibo Zeng,et al.  Efficient implementation of AUTOSAR components with minimal memory usage , 2012, 7th IEEE International Symposium on Industrial Embedded Systems (SIES'12).

[9]  Luigi Palopoli,et al.  A robotic vehicle testbench for the application of MBD-MDE development technologies , 2013, 2013 IEEE 18th Conference on Emerging Technologies & Factory Automation (ETFA).

[10]  Alexander Wieder,et al.  On Spin Locks in AUTOSAR: Blocking Analysis of FIFO, Unordered, and Priority-Ordered Spin Locks , 2013, 2013 IEEE 34th Real-Time Systems Symposium.

[11]  Stavros Tripakis,et al.  Modular Code Generation from Triggered and Timed Block Diagrams , 2008, 2008 IEEE Real-Time and Embedded Technology and Applications Symposium.

[12]  Qi Zhu,et al.  Task placement and selection of data consistency mechanisms for real-time multicore applications , 2015, 21st IEEE Real-Time and Embedded Technology and Applications Symposium.

[13]  Frédéric Boniol,et al.  A Multi-Periodic Synchronous Data-Flow Language , 2008, 2008 11th IEEE High Assurance Systems Engineering Symposium.

[14]  Peng Deng,et al.  Task synthesis for latency-sensitive synchronous block diagram , 2014, Proceedings of the 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014).

[15]  Stavros Tripakis,et al.  A memory-optimal buffering protocol for preservation of synchronous semantics under preemptive scheduling , 2006, EMSOFT '06.

[16]  Marc Pouzet,et al.  Modular static scheduling of synchronous data-flow networks: an efficient symbolic representation , 2009, EMSOFT '09.

[17]  Raymond R. Devillers,et al.  The Non-Optimality of the Monotonic Priority Assignments for Hard Real-Time Offset Free Systems , 1997, Real-Time Systems.

[18]  Stavros Tripakis,et al.  Semantics-preserving multitask implementation of synchronous programs , 2008, TECS.

[19]  Alberto L. Sangiovanni-Vincentelli,et al.  Synthesis of Multitask Implementations of Simulink Models With Minimum Delays , 2010, IEEE Transactions on Industrial Informatics.

[20]  Alberto L. Sangiovanni-Vincentelli,et al.  Taming Dr. Frankenstein: Contract-Based Design for Cyber-Physical Systems , 2012, Eur. J. Control.

[21]  Alexander Wieder,et al.  Efficient partitioning of sporadic real-time tasks with shared resources and spin locks , 2013, 2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES).

[22]  Ming Zhang,et al.  Optimization issues in mapping AUTOSAR components to distributed multithreaded implementations , 2011, 2011 22nd IEEE International Symposium on Rapid System Prototyping.

[23]  Stavros Tripakis,et al.  Modularity vs. Reusability: Code Generation from Synchronous Block Diagrams , 2008, 2008 Design, Automation and Test in Europe.

[24]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[25]  Hong Li,et al.  Deployment optimization for AUTOSAR system configuration , 2010, 2010 2nd International Conference on Computer Engineering and Technology.