论文信息 - On matching properties and process factors for submicrometer CMOS

On matching properties and process factors for submicrometer CMOS

Matching property of a 0.5 /spl mu/m CMOS process is investigated. Short channel effect in matching is studied by incorporating source and drain parasitic resistance, which contributes significantly to high-gate-bias mismatch. In characterizing matching statistics, it is found that long-spacing mismatch, due to process gradients, differs considerably from short-spacing mismatch. Threshold voltage mismatch is proportional to (WL)/sup -0.75/ due to local edge variations. In addition, a n/sup 0.5/-law model is developed to model the stripe-layout mismatch.

Shyh-Chyi Wong | M. S. Liang | Dye-Jyun Ma | Kuo-Hua Pan | P. N. Tseng

[1] D.A. Hodges,et al. A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.

[2] Gabor C. Temes,et al. Random error effects in matched MOS capacitors and current sources , 1984 .

[3] R. Gregor,et al. On the relationship between topography and transistor matching in an analog CMOS technology , 1992 .

[4] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .

[5] W. Sansen,et al. Mismatch characterization of small size MOS transistors , 1995, Proceedings International Conference on Microelectronic Test Structures.

[6] Y. Tsividis. Operation and modeling of the MOS transistor , 1987 .

[7] Shyh-Chyi Wong,et al. Characterization and modeling of MOS mismatch in analog CMOS technology , 1995, Proceedings International Conference on Microelectronic Test Structures.

[8] K. R. Lakshmikumar,et al. Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .