Design-for-Testability for Improved Path Delay Fault Coverage of Critical Paths

The path delay fault coverage achievable for a circuit may be low even when enhanced scan is available and only faults associated with critical paths are considered. To address this issue we describe a design-for-testability (DFT) approach that targets the critical (or longest) paths of the circuit. In a basic step of the proposed procedure, a fanout branch that is not on a longest path is disconnected from its stem, and driven from a new input in order to reduce the dependencies between off- path inputs of a target path delay fault. We present experimental results to demonstrate the increase in fault coverage of faults associated with longest paths as the number of new inputs is increased. We also discuss the implementation of the DFT approach in the context of scan design.

[1]  Vishwani D. Agrawal,et al.  False-path removal using delay fault simulation , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[2]  Kurt Keutzer,et al.  Synthesis of robust delay-fault-testable circuits: practice , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Irith Pomeranz,et al.  Design-for-testability for path delay faults in large combinational circuits using test points , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Michael D. Ciletti,et al.  Arrangement of latches in scan-path design to improve delay fault coverage , 1990, Proceedings. International Test Conference 1990.

[5]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[6]  Irith Pomeranz,et al.  Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points , 1994, 31st Design Automation Conference.

[7]  Kwang-Ting Cheng,et al.  Primitive delay faults: identification, testing, and design for testability , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Sudhakar M. Reddy,et al.  Fast Identification of Robust Dependent Path Delay Faults , 1995, 32nd Design Automation Conference.

[9]  Irith Pomeranz,et al.  On achieving complete coverage of delay faults in full scan circuits using locally available lines , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[10]  Irith Pomeranz,et al.  On Synthesis-for-Testability of Combinational Logic Circuits , 1995, 32nd Design Automation Conference.

[11]  Michael D. Ciletti,et al.  A variable observation time method for testing delay faults , 1991, DAC '90.

[12]  Jacob Savir,et al.  AT-SPEED TEST IS NOT NECESSARILY AN AC TEST , 1991, 1991, Proceedings. International Test Conference.

[13]  Irith Pomeranz,et al.  On the Number of Tests to Detect All Path Delay Faults in Combinational Logic Circuits , 1996, IEEE Trans. Computers.

[14]  Kwang-Ting Cheng,et al.  Resynthesis of combinational circuits for path count reduction and for path delay fault testability , 1996, Proceedings ED&TC European Design and Test Conference.

[15]  Irith Pomeranz,et al.  Methods for improving transition delay fault coverage using broadside tests , 2005, IEEE International Conference on Test, 2005..

[16]  Irith Pomeranz,et al.  A method for identifying robust dependent and functionally unsensitizable paths , 1997, Proceedings Tenth International Conference on VLSI Design.

[17]  Srinivas Patil,et al.  Broad-side delay test , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Kwang-Ting Cheng,et al.  Delay testing for non-robust untestable circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[19]  Srinivas Patil,et al.  Scan-based transition test , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Alexander Saldanha,et al.  Is redundancy necessary to reduce delay? , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Gopalakrishnan Vijayan,et al.  Optimized test application timing for AC test , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Xiaodong Xie,et al.  Bit-splitting for testability enhancement in scan-based design , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[23]  Nur A. Touba,et al.  Applying two-pattern tests using scan-mapping , 1996, Proceedings of 14th VLSI Test Symposium.

[24]  Michael H. Schulz,et al.  DYNAMITE: an efficient automatic test pattern generation system for path delay faults , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Rolf Drechsler,et al.  Testability properties of local circuit transformations with respect to the robust path-delay-fault model , 1994, Proceedings of 7th International Conference on VLSI Design.

[26]  T.W. Williams,et al.  AN ENHANCEMENT TO LSSD AND SOME APPLICATIONS OF LSSD IN RELIABILITY, AVAILABILITY, AND SERVICEABILIT , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[27]  Bernd Becker,et al.  On local transformations and path delay fault testability , 1995, J. Electron. Test..

[28]  Irith Pomeranz,et al.  On minimizing the number of test points needed to achieve complete robust path delay fault testability , 1996, Proceedings of 14th VLSI Test Symposium.

[29]  Xiao Liu,et al.  Hybrid delay scan: a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.