Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation
暂无分享,去创建一个
[1] César Torres-Huitzil,et al. An FPGA architecture for high speed edge and corner detection , 2000, Proceedings Fifth IEEE International Workshop on Computer Architectures for Machine Perception.
[2] Stephen M. Smith,et al. SUSAN—A New Approach to Low Level Image Processing , 1997, International Journal of Computer Vision.
[3] Walter Stechele,et al. Autovision – A Run-time Reconfigurable MPSoC Architecture for Future Driver Assistance Systems (Autovision – Eine zur Laufzeit rekonfigurierbare MPSoC Architektur für zukünftige Fahrerassistenzsysteme) , 2007, it Inf. Technol..
[4] Wenxin Wang,et al. Evaluation of image corner detectors for hardware implementation , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).
[5] Christopher G. Harris,et al. A Combined Corner and Edge Detector , 1988, Alvey Vision Conference.
[6] Takeo Kanade,et al. An Iterative Image Registration Technique with an Application to Stereo Vision , 1981, IJCAI.
[7] Miguel Arias-Estrada,et al. An FPGA Co-processor for Real-Time Visual Tracking , 2002, FPL.
[8] Waldemar Celes Filho,et al. Accelerated Corner-Detector Algorithms , 2008, BMVC.
[9] Han Wang,et al. Real-time corner detection algorithm for motion estimation , 1995, Image Vis. Comput..