1000 BASE-T物理编码子层的硬件实现

The 4D-PAM5 encoding system used for PCS of 1000 BASE-T is presented. Some key technologies are analyzed. The method of decoding is suggested and the synchronization algorithm is discussed in detail. The PCS is designed with Verilog HDL and passed its function is verified. The test result is also shown.