Efficient 2DMesh Network on Chip (NoC) Considering GALS Approach

State of the art VLSI systems are characterised by their small, deca-nano feature size. In order to accommodate the complexity and scalability, a new design paradigm, System on Chip (SoC) has been introduced. Performance and power of giga-scale SoC is ever more communication-dominated. However typical SoC communication infrastructure is based in standard buses and protocols which are difficult to scale to large systems. To solve this problem the Network on Chip (NoC) design paradigm has been introduced, where nodes communicate by exchanging packets through an interconnection network, which consists of routers and networks interfaces. The routers provide reliable data transfer. The network interfaces implement, via connections, high level services, such as transaction ordering, throughput and latency guarantees, and end-to-end flow control. In this research a 2D mesh node communication architecture of NoC is designed and simulated applying the GALS approach. A set of algorithms are also provided for these purpose.

[1]  Giovanni De Micheli,et al.  NoC Emulation on FPGA: HW/SW Synergy for NoC Features Exploration , 2005 .

[2]  Kees Goossens,et al.  Concepts and Implementation of the Philips Network-on-Chip , 2003 .

[3]  Ahmed Amine Jerraya,et al.  Automatic building of executable models from abstract SoC architectures made of heterogeneous subsystems , 2004, Proceedings. 15th IEEE International Workshop on Rapid System Prototyping, 2004..

[4]  Steve B. Furber,et al.  Future trends in SoC interconnect , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..

[5]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[6]  Anshul Kumar,et al.  SoC synthesis with automatic hardware-software interface generation , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[7]  Luciano Lavagno,et al.  Asynchronous on-chip networks , 2005 .