Voltage Island Aware Floorplanning for Power and Timing Optimization
暂无分享,去创建一个
[1] Mark Horowitz,et al. Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.
[2] Massoud Pedram,et al. Computing the area versus delay trade-off curves in technology mapping , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] C. D. Gelatt,et al. Optimization by Simulated Annealing , 1983, Science.
[4] Yao-Wen Chang,et al. Modern floorplanning based on fast simulated annealing , 2005, ISPD '05.
[5] Yao-Wen Chang,et al. Placement with alignment and performance constraints using the B*-tree representation , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[6] Yi-Jong Yeh,et al. An optimization-based low-power voltage scaling technique using multiple supply voltages , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[7] Andrew B. Kahng,et al. Classical floorplanning harmful? , 2000, ISPD '00.
[8] Dennis Sylvester,et al. Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[9] Dennis Sylvester,et al. A new algorithm for improved VDD assignment in low power dual VDD systems , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[10] Massoud Pedram,et al. Energy Minimization Using Multiple Supply Voltages , 1997, ISLPED.
[11] Takashi Ishikawa,et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[12] I-Min Liu,et al. Post-placement voltage island generation under performance requirement , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[13] Yao-Wen Chang,et al. B*-Trees: a new representation for non-slicing floorplans , 2000, DAC.