Low Power Class-AB Line Driver with Adaptive Digital Impedance Control for Fast Ethernet

This work presents a low power analog class-AB line driver with adaptive output impedance for Fast Ethernet. In order to provide a good matching to the line, a digital impedance control is implemented to adapt the output impedance of the line driver to the load connected to it. The advantage of this architecture is a low supply voltage requirement compared to voltage mode line drivers, while still maintaining a very low power consumption. A prototype of the line driver is fabricated in an 180nm technology. Measurements demonstrate the ability to adapt to an output impedance in the range of $80 \Omega$ to $130 \Omega$, while the 3dB bandwidth is 200MHz. The power consumption is as low as 24.3mW for the Fast Ethernet mode operating from 2.5V. If the supply voltage is increased to 3.3V the line driver is compatible to the older 10Mb/s Ethernet standard requiring larger output voltages up to $5\mathrm{V}_{pp}$. To achieve the low power consumption, an aggressive duty cycling approach is used. The impedance control is only activated a fraction of the time, to effectively lower the mean power consumption.

[1]  Frank Ellinger,et al.  Ultra Low Power Class-AB Voltage Mode Line Driver for Fast Ethernet , 2018, 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS).

[2]  B. Nauta,et al.  Analog video line driver with adaptive impedance matching , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[3]  Bram Nauta,et al.  Analog Line Driver with Adaptive Impedance Matching , 1999 .

[4]  R. Mahadevan,et al.  A differential 160-MHz self-terminating adaptive CMOS line driver , 2000, IEEE Journal of Solid-State Circuits.

[5]  Yuan Yao,et al.  A Full-Duplex Line Driver for Gigabit Ethernet With Rail-to-Rail Class-AB Output Stage in 28 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[6]  Aydin Ilker Karsilayan,et al.  A 3.3-V CMOS adaptive analog video line driver with low distortion performance , 2003 .

[7]  Ron Hogervorst,et al.  A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries , 1994 .

[8]  Frank Ellinger,et al.  Low power fast Ethernet line driver , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[9]  O. Shoaei,et al.  A combined 10/125 Mbaud twisted-pair line driver with programmable performance/power features , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).