A low-leakage 2.5GHz skewed CMOS 32b adder for nanometer CMOS technologies

A 32b parallel prefix adder demonstrates leakage-current-reduction capabilities of skewed CMOS logic. Sub-100nA leakage currents and single-cycle activation from standby mode is achieved using multi-tox logic gates in 90nm CMOS technology. The data path contains improved sense amplifier-based flip-flops and skewed CMOS logic adapted latches.

[1]  Kaushik Roy,et al.  Skewed CMOS: Noise-immune high-performance low-power static circuit family , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[2]  Wei Jin,et al.  High performance 50 nm CMOS devices for microprocessor and embedded processor core applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  S. Borkar,et al.  Dynamic-sleep transistor and body bias for active leakage power control of microprocessors , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  V.G. Oklobdzija,et al.  Sense amplifier-based flip-flop , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).