Configurable spare processors: a new approach to system level fault-tolerance
暂无分享,去创建一个
[1] Ramesh Karri,et al. Optimal self-recovering microarchitecture synthesis , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.
[2] Alice C. Parker,et al. The high-level synthesis of digital systems , 1990, Proc. IEEE.
[3] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[4] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[5] Miodrag Potkonjak,et al. Fast prototyping of datapath-intensive architectures , 1991, IEEE Design & Test of Computers.
[6] Daniel D. Gajski,et al. High ― Level Synthesis: Introduction to Chip and System Design , 1992 .
[7] Ramesh Karri,et al. Automatic Synthesis of Self-Recovering VLSI Systems , 1996, IEEE Trans. Computers.
[8] Douglas M. Blough,et al. Optimal recovery point insertion for high-level synthesis of recoverable microarchitectures , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[9] Ramesh Karri,et al. Phantom redundancy: a high-level synthesis approach for manufacturability , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[10] Minh N. Do,et al. Youn-Long Steve Lin , 1992 .
[11] W.R. Moore,et al. A review of fault-tolerant techniques for the enhancement of integrated circuit yield , 1986, Proceedings of the IEEE.
[12] Ramesh Karri,et al. Coactive scheduling and checkpoint determination during high level synthesis of self-recovering microarchitectures , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[13] Miodrag Potkonjak,et al. High level synthesis techniques for efficient built-in-self-repair , 1993, Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.
[14] Edward A. Lee,et al. Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.