Analysis and application of miniature 3D inductor
暂无分享,去创建一个
The structure of the miniature 3D inductors is presented in this paper. The proposed miniature 3D inductors have been fabricated in a standard 0.35-/spl mu/m one-poly-four-metal (1P4M) CMOS process. According to the measurement results, the self-resonance frequency (f/sub SR/) of the proposed miniature 3D inductor is at least 34% higher than the conventional stacked inductor. Moreover, the proposed miniature 3D inductor occupies only 16% area of the conventional planar spiral inductor with the same inductance. The analytical equations are derived and the capacitances distribution model is proposed to elucidate why the miniature 3D inductor has the higher self-resonance frequency. A CMOS voltage controlled oscillator (VCO), which utilized the proposed miniature 3D inductors, has also been demonstrated.
[1] T. Lee,et al. A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996 .
[2] A.A. Abidi,et al. A 4.5-mW 900-MHz CMOS receiver for wireless paging , 2000, IEEE Journal of Solid-State Circuits.
[3] Michiel Steyaert,et al. A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors , 1997, IEEE J. Solid State Circuits.
[4] Behzad Razavi,et al. Stacked inductors and transformers in CMOS technology , 2001 .