Performance and Vdd scaling in deep submicrometer CMOS
暂无分享,去创建一个
Chenming Hu | C. Hu | Kai Chen | Kai Chen
[1] K. Hasnat,et al. A computationally efficient model for inversion layer quantization effects in deep submicron N-channel MOSFETs , 1995, Proceedings of International Electron Devices Meeting.
[2] C. Hu,et al. Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects , 1997 .
[3] Chenming Hu,et al. Experimental confirmation of an accurate CMOS gate delay model for gate oxide and voltage scaling , 1997, IEEE Electron Device Letters.
[4] Chenming Hu. Device and Technology Impact on Low Power Electronics , 1996 .
[5] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[6] S. Shimizu,et al. Sub-quarter-micron dual gate CMOSFETs with ultra-thin gate oxide of 2 nm , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.
[7] J. Duster,et al. An accurate semi-empirical saturation drain current model for LDD n-MOSFET , 1996, IEEE Electron Device Letters.
[8] C. Hu,et al. MOSFET carrier mobility model based on gate oxide thickness, threshold and gate voltages , 1996 .
[9] Robert H. Dennard,et al. CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.