High performance MAC unit for DSP and cryptographic applications
暂无分享,去创建一个
[1] Haidar Harmanani,et al. SYNTEST: a method for high-level SYNthesis with self-TESTability , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[2] Ramesh Pushpangadan,et al. High Speed Vedic Multiplier for Digital Signal Processors , 2009 .
[3] Graham A. Jullien,et al. Theory and Applications of the Double-Base Number System , 1999, IEEE Trans. Computers.
[4] Parveen Kumar,et al. Performance Analysis of 32-Bit Array Multiplier with a Carry Save Adder and with a Carry-Look- Ahead Adder , 2009 .
[5] Pong P. Chu. RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability , 2006 .
[6] Janak H. Patel,et al. HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..
[7] Harish M. Kittur,et al. Implementation of Vedic Multiplier for Digital Signal Processing , 2011 .
[8] Rob A. Rutenbar,et al. Exploring multiplier architecture and layout for low power , 1996, Proceedings of Custom Integrated Circuits Conference.