论文信息 - ASIC and FPGA Implementations of Modern 4-Moduli RNS Reverse Converters Using Distinct Configurations

ASIC and FPGA Implementations of Modern 4-Moduli RNS Reverse Converters Using Distinct Configurations

The reverse converter is the most complex and essential part of residue number system (RNS), and has a significant role in the general performance of RNS. Recently, it is showed that the reverse converter performance could be significantly improved using different adder’s type in the architecture of reverse converters, rather than just using one type of adder topology. This technical report aims to compare implementation results of recent four-moduli reverse converters for different configurations. The 65nm and 90nm application-specific integrated circuit (ASIC) technologies, and Virtex-5 and Virtex-6 field-programmable gate array (FPGA) devices are used to achieve experimental results.

Amir Sabbagh Molahosseini

[1] Keivan Navi,et al. A Reverse Converter for the Enhanced Moduli Set {2n-1, 2n+1, 22n, 22n+1-1} Using CRT and MRC , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[2] Omid Kavehei,et al. Efficient Reverse Converter Designs for the New 4-Moduli Sets $\{2^{n} -1, 2^{n}, 2^{n} +1, 2^{2n + 1}-1\}$ and $\{2^{n} -1, 2^{n} +1, 2^{2n}, 2^{2n} +1\}$ Based on New CRTs , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3] Mehdi Hosseinzadeh,et al. Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4] Said Boussakta,et al. Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero , 2007, IEEE Transactions on Computers.

[5] A. Omondi,et al. Residue Number Systems: Theory and Implementation , 2007 .

[6] A. A. Hiasat,et al. Residue-to-binary decoder for an enhanced moduli set , 2004 .