Large scale reconfigurable analog system design enabled through floating-gate transistors

[1]  Paul Hasler,et al.  A Low-Power, Compact, Adaptive Logarithmic Transimpedance Amplifier Operating Over Seven Decades of Current , 2007, IEEE Trans. Circuits Syst. I Regul. Pap..

[2]  P. Hasler,et al.  The design and simulation model of an analog floating-gate computational element for use in large-scale analog reconfigurable systems , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[3]  David V. Anderson,et al.  Large-scale field-programmable analog arrays for analog signal processing , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[5]  Douglas A. Kerns,et al.  UV-activated conductances allow for multiple time scale learning , 1993, IEEE Trans. Neural Networks.

[6]  Christopher M. Twigg,et al.  10-bit programmable voltage-output digital-analog converter , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  Paul E. Hasler,et al.  An analog floating-gate node for Supervised learning , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Paul E. Hasler,et al.  A field-programmable analog array using translinear elements , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[9]  Paul E. Hasler,et al.  A Precision CMOS Amplifier Using Floating-Gate Transistors for Offset Cancellation , 2007, IEEE Journal of Solid-State Circuits.

[10]  Yichuang Sun.  Design of high frequency integrated analogue filters , 2002 .

[11]  Tyson S. Hall,et al.  Automatic rapid programming of large arrays of floating-gate elements , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[12]  R. McFadyen,et al.  Gain-compensated logarithmic amplifier , 1965 .

[13]  David V. Anderson,et al.  Synthesis of static multiple input multiple output MITE networks , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[14]  H. Melchior,et al.  A four-state EEPROM using floating-gate memory cells , 1987 .

[15]  Paul E. Hasler,et al.  A floating-gate transistor based continuous-time analog adaptive filter , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[16]  Venkatesh Srinivasan,et al.  A 531 nW/MHz, 128/spl times/32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[17]  Paul E. Hasler,et al.  Adaptive circuits using pFET floating-gate devices , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[18]  Christopher M. Twigg,et al.  A Large-Scale Reconfigurable Analog Signal Processor (RASP) IC , 2006, IEEE Custom Integrated Circuits Conference 2006.

[19]  Andreas G. Andreou,et al.  Very Wide Range Tunable CMOS/Bipolar Current Mirrors with Voltage Clamped Input , 1999 .

[20]  Philipp Häfliger,et al.  Floating gate analog memory for parameter and variable storage in a learning silicon neuron , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[21]  C. Diorio,et al.  A simulation model for floating-gate MOS synapse transistors , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[22]  David V. Anderson,et al.  Application performance of elements in a floating-gate FPAA , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[23]  Tor Sverre Lande,et al.  Overview of floating-gate devices, circuits, and systems , 2001 .

[24]  Jaime Ramirez-Angulo,et al.  MITE circuits: the continuous-time counterpart to switched-capacitor circuits , 2001 .

[25]  Susumu Kohyama,et al.  A Thermionic Electron Emission Model for Charge Retention in SAMOS Structure , 1982 .

[26]  Bradley A. Minch,et al.  Synthesis of static and dynamic multiple-input translinear element networks , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Jaime Ramirez-Angulo,et al.  Low-voltage circuits building blocks using multiple-input floating-gate transistors , 1995 .

[28]  David V. Anderson,et al.  Compressive Sensing on a CMOS Separable-Transform Image Sensor , 2010, Proceedings of the IEEE.

[29]  S. Chakrabartty,et al.  Sub-Microwatt Analog VLSI Trainable Pattern Classifier , 2007, IEEE Journal of Solid-State Circuits.

[30]  R. Siferd,et al.  Single-chip FIR adaptive filter using CMOS analog circuits , 1991, [1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit.

[31]  Shyh-Chyi Wong,et al.  An analytic three-terminal band-to-band tunneling model on GIDL in MOSFET , 2001 .

[32]  Amnon Yariv,et al.  The CCD neural processor: a neural network integrated circuit with 65536 programmable analog synapses , 1990 .

[33]  Rahul Sarpeshkar,et al.  Efficient precise computation with noisy components: extrapolating from an electronic cochlea to the brain , 1997 .

[34]  Christopher M. Twigg,et al.  Programmable Conductance Switches for FPAAs , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[35]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[36]  Christopher M. Twigg,et al.  Characteristics and programming of floating-gate pFET switches in an FPAA crossbar network , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[37]  Paul E. Hasler,et al.  A 256×256 separable transform CMOS imager , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[38]  Paul Hasler,et al.  Development of a computational image sensor with applications in integrated sensing and processing , 2009 .

[39]  P.E. Hasler,et al.  Parasitic charge movement in floating-gate array programming , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[40]  Volkan Cevher,et al.  On low-power analog implementation of particle filters for target tracking , 2006, 2006 14th European Signal Processing Conference.

[41]  B. A. Minch,et al.  Translinear circuits using subthreshold floating-gate MOS transistors , 1996 .

[42]  B. A. Minch.  Floating-gate techniques for assessing mismatch , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[43]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[44]  Paul E. Hasler,et al.  A high-resolution non-volatile analog memory cell , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[45]  P. Hasler,et al.  Adaptive Algorithm Using Hot-Electron Injection for Programming Analog Computational Memory Elements Within 0.2% of Accuracy Over 3.5 Decades , 2006, IEEE Journal of Solid-State Circuits.

[46]  Paul Hasler,et al.  Above Threshold pFET InjectionModeling intended for ProgrammingFloating-Gate Systems , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[47]  Paul E. Hasler,et al.  Accurate programming of analog floating-gate arrays , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[48]  F. J. Kub,et al.  Programmable analog vector-matrix multipliers , 1990 .

[49]  E. Takeda,et al.  Role of hot-hole injection in hot-carrier effects and the small degraded channel region in MOSFET's , 1983, IEEE Electron Device Letters.

[50]  Gert Cauwenberghs,et al.  Fixed-current method for programming large floating-gate arrays , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[51]  G. Serrano,et al.  A Precision Low-TC Wide-Range CMOS Current Reference , 2008, IEEE Journal of Solid-State Circuits.

[52]  P. Hasler,et al.  Linear current-to-voltage and voltage-to-current converters , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[53]  Gert Cauwenberghs,et al.  Hybrid support vector machine/hidden Markov model approach for continuous speech recognition , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[54]  Yannis Tsividis,et al.  Analogue circuits for variable-synapse electronic neural networks , 1987 .

[55]  Paul E. Hasler,et al.  Correlation learning rule in floating-gate pFET synapses , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[56]  W. Hubbard,et al.  A programmable analog neural network chip , 1989 .

[57]  A. J. Payne,et al.  Programmable analogue vector-matrix multiplier , 2002 .

[58]  Christopher M. Twigg,et al.  Programmable Floating Gate FPAA Switches Are Not Dead Weight , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[59]  J. Brewer,et al.  Nonvolatile semiconductor memory technology : a comprehensive guide to understanding and to using NVSM devices , 1998 .

[60]  Bradley A. Minch,et al.  Analysis, synthesis, and implementation of networks of multiple-input translinear elements , 1997 .