A Low-Cost Programmable Memory BIST Design for Multiple Memory Instances

In this work, we propose a hardware-sharing P-MBIST design to test multiple memory instances with different types in one BIST design. By sharing a common address generator and controller, the area overhead is significantly reduced in comparison to existing works. A high-speed address generator with column-scan feature is also proposed for at-speed/full-speed tests. The proposed P-MBIST design can be automatically generated according to a user-defined configuration file. A priority-based verification process for the soft IP is also presented in this work.

[1]  Friedrich Hapke,et al.  Programmable deterministic Built-In Self-Test , 2007, 2007 IEEE International Test Conference.

[2]  Alfredo Benso,et al.  An effective distributed BIST architecture for RAMs , 2000, Proceedings IEEE European Test Workshop.

[3]  Nilanjan Mukherjee,et al.  Full-speed field-programmable memory BIST architecture , 2005, IEEE International Conference on Test, 2005..

[4]  Shambhu J. Upadhyaya,et al.  Programmable memory BIST and a new synthesis framework , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).