Design of fault tolearnt full Adder/Subtarctor using reversible gates

Reversible logic gates are in demand for the upcoming future computing technologies. Reversible logic is emerging as an important research area having its application in diverse fields such as low power CMOS design. The paper proposes the design of full Adder/Subtractor circuit using fault tolerant reversible logic gates. The design can work singly as a reversible Full Adder/Subtractor unit. It is a parity preserving reversible adder cell, that is, the parity of the inputs matches the parity of the outputs. The proposed parity preserving reversible adder can be used to synthesize any arbitrary Boolean function. It allows any fault that affects no more than a single signal readily detectable at the circuit's primary outputs. The proposed design offers less hardware complexity and is efficient in terms of gate count, garbage outputs and constant inputs than the existing counterparts.

[1]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[2]  H. R. Bhagyalakshmi,et al.  AN IMPROVED DESIGN OF A MULTIPLIER USING REVERSIBLE LOGIC GATES , 2010 .

[3]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[4]  Mitchell A. Thornton,et al.  Efficient adder circuits based on a conservative reversible logic gate , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[5]  Md. Rafiqul Islam,et al.  Minimization of reversible adder circuits , 2005 .

[6]  Gerhard W. Dueck,et al.  IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION ( VLSI ) SYSTEMS , VOL . ? ? ? , NO . ? ? ? , ? ? ? , 2003 .

[7]  Rolf Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[8]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[9]  Md. Rafiqul Islam,et al.  Reversible logic synthesis for minimization of full-adder circuit , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[10]  B. Parhami,et al.  Fault-Tolerant Reversible Circuits , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[11]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[12]  R. Feynman.  Quantum mechanical computers , 1986 .

[13]  Michael F. Cowlishaw,et al.  Decimal floating-point: algorism for computers , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.