Extraction of static parameters to extend the EKV model to cryogenic temperatures

The electric simulation models of CMOS devices provided by the foundries are valid at the standard temperature range of -55 to 125°C. These models are not suitable to the design of circuits intended to operate at cryogenic temperatures as is the case of cooled infrared readout circuits. To generate a library of CMOS electric simulation models valid at cryogenic temperatures, the characterization of wide and long CMOS transistors are investigated. The EKV2.6 model, which is an industry-standard compact simulation model for CMOS transistors, is used in this characterization. Due to its relatively small number of parameters the EKV2.6 model is well suited to the parameter extraction procedures when not disposing of an expensive automated parameter extraction system. It is shown that to provide an appropriate IV-characteristic fit to cryogenic temperature range it is sufficient to extract only five parameters - threshold voltage VT0, body effect GAMMA, Fermi potential PHI, transconductance factor KP, and the vertical characteristic field for mobility reduction E0. The proposed approach is tested in a standard 0.35μm/3.3V CMOS technology, employing extraction procedures recommended in the literature. Simulations are made with a BSIM3V3 standard library provided by the foundry changing the temperature parameter and with the generated library. The results are compared with the measurements. As expected, the simulations made with the generated library show a best agreement with the performed measurements at 77K than the simulations with the BSIM3V3 model. The proposed methodology is shown to be particularly effective above strong freeze-out temperature.

[1]  G. Ghibaudo,et al.  Device and circuit cryogenic operation for low-temperature electronics [Book Review] , 2002, IEEE Circuits and Devices Magazine.

[2]  A. S. Royet,et al.  MOSFET modeling for design of ultra-high performance infrared CMOS imagers working at cryogenic temperatures: Case of an analog/digital 0.18 μm CMOS process , 2011 .

[3]  Ma Wenlong,et al.  A snap-shot mode cryogenic readout circuit for QWIP IR FPAs , 2010 .

[4]  L. Rubin.  Low Temperature Electronics: Physics, Devices, Circuits, and Applications , 2002 .

[5]  S. Sze,et al.  Physics of Semiconductor Devices: Sze/Physics , 2006 .

[6]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[7]  Antonios Bazigos,et al.  EKV3.0: An advanced charge based MOS transistor model.A design-oriented MOS transistor compact model , 2006 .

[8]  Chang Liu,et al.  A low power high speed ROIC design for 1024×1024 IRFPA with novel readout stage , 2008, 2008 IEEE International Conference on Electron Devices and Solid-State Circuits.

[9]  Matthias Bucher,et al.  An efficient parameter extraction methodology for the EKV MOST model , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[10]  Bertrand Misischi,et al.  Low-Power and Compact CMOS APS Circuits for Hybrid Cryogenic Infrared Fast Imaging , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Melik Yazici,et al.  Cryogenic measurements of a digital pixel readout integrated circuit for LWIR , 2015, Defense + Security Symposium.

[12]  Dominique Schreurs,et al.  Transistor level modeling for analog/RF IC design , 2006 .

[13]  Ali M. Niknejad,et al.  BSIM6: Symmetric Bulk MOSFET Model , 2012 .

[14]  F. Krummenacher,et al.  The EPFL-EKV MOSFET Model Equations for Simulation , 1998 .

[15]  K. Ng,et al.  The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.

[16]  Fabrice Guellec,et al.  MOSFET modeling for simulation, design and optimization of infrared CMOS image sensors working at cryogenic temperature , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.

[17]  Hongliang Zhao,et al.  Modeling of a standard 0.35μm CMOS technology operating from 77K to 300K , 2014 .

[19]  Angelos Antonopoulos,et al.  Measurement and modelling of 1/f noise in 180 nm NMOS and PMOS devices , 2010, Proceedings of Papers 5th European Conference on Circuits and Systems for Communications (ECCSC'10).

[20]  G. Gildenblat,et al.  Design applications of compact MOSFET model for extended temperature range (60-400K) , 2011 .

[21]  Ł. Bartnik,et al.  MOSFET parameter extraction with EKV model , 2009 .