Evaluation of layout design styles using a quality design metric
暂无分享,去创建一个
[1] Michael C. Smayling,et al. Low k1 logic design using gridded design rules , 2008, SPIE Advanced Lithography.
[2] Lars Liebmann,et al. Layout impact of resolution enhancement techniques: impediment or opportunity? , 2003, ISPD '03.
[3] Davide Pandini,et al. Maximization of layout printability/manufacturability by extreme layout regularity , 2007 .
[4] Andrzej J. Strojwas,et al. Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.