Overview and Outlook of Three-Dimensional Integrated Circuit Packaging, Three-Dimensional Si Integration, and Three-Dimensional Integrated Circuit Integration

[1]  John H. Lau,et al.  3D LED and IC wafer level packaging , 2010 .

[2]  Haruo Shimamoto,et al.  Development of high accuracy wafer thinning and pickup technology for thin wafer(die) , 2010, 2010 IEEE CPMT Symposium Japan.

[3]  John H. Lau,et al.  Redistribution Layers (RDLs) for 2.5D/3D IC Integration , 2013 .

[4]  Siow Pin Tan,et al.  Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules , 2010, IEEE Transactions on Components and Packaging Technologies.

[5]  Peter Ramm,et al.  3D Integration: Technology and Applications , 2008 .

[6]  T. Jiang,et al.  Adhesion improvement for polymer dielectric to electrolytic-plated copper , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[7]  Yutaka Tsukada.  Flip chip technology , 2010, 2010 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT).

[8]  D. Henry,et al.  Development and characterisation of a 3D technology including TSV and Cu pillars for high frequency applications , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[9]  John H. Lau,et al.  Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration system-in-package (SiP) , 2012, Microelectron. Reliab..

[10]  Herbert Reichl,et al.  3-D Thin film interposer based on TGV (Through Glass Vias): An alternative to Si-interposer , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[11]  D. Kwong,et al.  Application of Piezoresistive Stress Sensor in Wafer Bumping and Drop Impact Test of Embedded Ultrathin Device , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[12]  N. Khan,et al.  Three chips stacking with low volume solder using single re-flow process , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[13]  Sheng-Tsai Wu,et al.  Energy Release Rate Estimation for Through Silicon Vias in 3-D IC Integration , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[14]  K.-N. Chen,et al.  Reliability of a 300-mm-compatible 3DI technology based on hybrid Cu-adhesive wafer bonding , 2006, 2009 Symposium on VLSI Technology.

[15]  Suresh Ramalingam,et al.  Enabling a Manufacturable 3D Technologies and Ecosystem using 28nm FPGA with Stack Silicon Interconnect Technology , 2013 .

[17]  Sheng-Tsai Wu,et al.  Feasibility Study of a 3D IC Integration System-in-Packaging (SiP) from a 300mm Multi-Project Wafer (MPW) , 2011 .

[18]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[19]  A. Kumar,et al.  Fabrication of High Aspect Ratio TSV and Assembly With Fine-Pitch Low-Cost Solder Microbump for Si Interposer Technology With High-Density Interconnects , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[20]  P. Healey,et al.  Three-dimensional integration of silicon-on-insulator RF amplifier , 2008 .

[21]  John H. Lau,et al.  Oxide Liner, Barrier and Seed Layers, and Cu-Plating of Blind Through Silicon Vias (TSVs) on 300mm Wafers for 3D IC Integration , 2011 .

[22]  T. Itoh,et al.  Bumpless interconnect through ultrafine Cu electrodes by means of surface-activated bonding (SAB) method , 2006, IEEE Transactions on Advanced Packaging.

[23]  Masazumi Amagai,et al.  TSV stress testing and modeling , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[24]  J.M. Knecht,et al.  Scaling Three-Dimensional SOI Integrated-Circuit Technology , 2007, 2007 IEEE International SOI Conference.

[25]  Zhe Li,et al.  Development of an optimized power delivery system for 3D IC integration with TSV silicon interposer , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[26]  Chengkuo Lee,et al.  The role of Ni buffer layer on high yield low temperature hermetic wafer bonding using In/Sn/Cu metallization , 2009 .

[27]  Bruce C. Kim,et al.  Analysis of carbon nanotube based Through Silicon Vias , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[28]  Chengkuo Lee,et al.  Study of Low-Temperature Thermocompression Bonding in Ag-In Solder for Packaging Applications , 2009 .

[29]  John H. Lau,et al.  3D IC Integration with TSV Interposers for High Performance Applications , 2010 .

[30]  Chengkuo Lee,et al.  A Hermetic Seal Using Composite Thin-Film In/Sn Solder as an Intermediate Layer and Its Interdiffusion Reaction with Cu , 2009 .

[31]  Wafer and/or chip bonding adhesives for 3D package , 2010, 2010 IEEE CPMT Symposium Japan.

[32]  Christina Lopper,et al.  Carrierless design for handling and processing of ultrathin wafers , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[33]  James F. Gibbons,et al.  cw laser anneal of polycrystalline silicon: Crystalline structure, electrical properties , 1978 .

[34]  X. Q. Shi,et al.  Development of CMOS-process-compatible interconnect technology for 3D-stacking of NAND flash memory chips , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[35]  Dale Ibbotson,et al.  Enabling the 2.5D Integration , 2012 .

[36]  R. Ruby,et al.  Wafer-scale packaging for FBAR-based oscillators , 2011, 2011 Joint Conference of the IEEE International Frequency Control and the European Frequency and Time Forum (FCS) Proceedings.

[37]  E. Beyne,et al.  Impact of post-plating anneal and through-silicon via dimensions on Cu pumping , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[38]  Bing Dang,et al.  CMOS compatible thin wafer processing using temporary mechanical wafer, adhesive and laser release of thin chips/wafers for 3D integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[39]  N. Kernevez,et al.  Three dimensional chip stacking using a wafer-to-wafer integration , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[40]  K. Aasmundtveit,et al.  Intermetallic Cu3Sn as oxidation barrier for fluxless Cu-Sn bonding , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[41]  Tadatomo Suga,et al.  A novel moiré fringe assisted method for nanoprecision alignment in wafer bonding , 2009, Electronic Components and Technology Conference.

[42]  J.M. Knecht,et al.  Effects of Through-BOX Vias on SOI MOSFETs , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[43]  Residual Stress Analysis in Thin Device Wafer Using Piezoresistive Stress Sensor , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[44]  Chengkuo Lee,et al.  Characterization of intermediate In/Ag layers of low temperature fluxless solder based wafer bonding for MEMS packaging , 2009 .

[45]  X. Gu,et al.  A 300-mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding , 2008, 2008 IEEE International Electron Devices Meeting.

[46]  H. Noma,et al.  IMC bonding for 3D interconnection , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[47]  Y. Akasaka.  Three-dimensional IC trends , 1986, Proceedings of the IEEE.

[48]  D. Pinjala,et al.  Fabrication of Silicon Carriers With TSV Electrical Interconnections and Embedded Thermal Solutions for High Power 3-D Packages , 2009, IEEE Transactions on Components and Packaging Technologies.

[49]  Suk-kyu Ryu,et al.  Thermal stress induced delamination of through silicon vias in 3-D interconnects , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[50]  David V. Campbell.  Process characterization vehicles for 3D Integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[51]  J. H. Lau,et al.  Effects of Slurry in Cu Chemical Mechanical Polishing (CMP) of TSVs for 3-D IC Integration , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[52]  Rao Tummala,et al.  Design and fabrication of bandpass filters in glass interposer with through-package-vias (TPV) , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[53]  Modified diffusion bonding for both Cu and SiO2 at 150 °C in ambient air , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[54]  T. Itoh,et al.  Bumpless interconnect of 6-μm pitch Cu electrodes at room temperature , 2008, 2008 58th Electronic Components and Technology Conference.

[55]  Li Hong Yu,et al.  Design and fabrication of a reliability test chip for 3D-TSV , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[56]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[57]  Masahiro Aoyagi,et al.  Low-impedance evaluation of power distribution network for decoupling capacitor embedded interposers of 3-D integrated LSI system , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[58]  K. Vaidyanathan,et al.  Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps , 2008, 2008 58th Electronic Components and Technology Conference.

[59]  Chengkuo Lee,et al.  Wafer-Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization , 2009, IEEE Transactions on Components and Packaging Technologies.

[60]  Toshiaki Itabashi,et al.  High temperature resistant bonding solutions enabling thin wafer processing (Characterization of polyimide base temporary bonding adhesive for thinned wafer handling) , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[61]  S. Pollard,et al.  Development of substrates for through glass vias (TGV) for 3DS-IC integration , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[62]  Bruce C. Kim,et al.  Development of novel carbon nanotube TSV technology , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[63]  Sheng-Tsai Wu,et al.  Thermal Performance of 3D IC Integration with Through-Silicon Via (TSV) , 2011 .

[64]  Chuan Seng Tan,et al.  Low temperature bump-less Cu-Cu bonding enhancement with self assembled monolayer (SAM) passivation for 3-D integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[65]  Anna W. Topol,et al.  Structure, Design and Process Control for Cu Bonded Interconnects in 3D Integrated Circuits , 2006, 2006 International Electron Devices Meeting.

[66]  John H. Lau,et al.  TSV manufacturing yield and hidden costs for 3D IC integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[67]  M.T.W. de Langen.  Low Cost Flip Chip Technology , 1997 .

[68]  Hiroshi Takahashi,et al.  A 1/4-inch 8Mpixel back-illuminated stacked CMOS image sensor , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[69]  D. Malta,et al.  Integrated process for defect-free copper plating and chemical-mechanical polishing of through-silicon vias for 3D interconnects , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[70]  John H. Lau,et al.  Effects of etch rate on scallop of through-silicon vias (TSVs) in 200mm and 300mm wafers , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[71]  Yasuhiro Morikawa,et al.  Total cost effective scallop free Si etching for 2.5D & 3D TSV fabrication technologies in 300mm wafer , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[72]  F. Che,et al.  Characterization and management of wafer stress for various pattern densities in 3D integration technology , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[73]  Benjamin G. Lee,et al.  Terabit/s-class 24-channel bidirectional optical transceiver module based on TSV Si carrier for board-level interconnects , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[74]  L. Clavelier,et al.  Copper direct bonding: An innovative 3D interconnect , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[75]  Rao Tummala,et al.  Through-package-via formation and metallization of glass interposers , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[76]  Joungho Kim,et al.  Guard ring effect for through silicon via (TSV) noise coupling reduction , 2010, 2010 IEEE CPMT Symposium Japan.

[77]  J. Lau,et al.  Thermal management of 3D IC integration with TSV (through silicon via) , 2009, 2009 59th Electronic Components and Technology Conference.

[78]  J. Lau,et al.  Advanced MEMS Packaging , 2009 .

[79]  John H. Lau,et al.  An Electrical Testing Method for Blind Through Silicon Vias (TSVs) for 3D IC Integration , 2011 .

[80]  D. Pinjala,et al.  3-D Packaging With Through-Silicon Via (TSV) for Electrical and Fluidic Interconnections , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[81]  C. K. Chen,et al.  Wafer-Scale 3D Integration of Silicon-on-Insulator RF Amplifiers , 2009, 2009 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[82]  Tai Chong Chai,et al.  Development of Large Die Fine-Pitch Cu/Low- $k$ FCBGA Package With Through Silicon via (TSV) Interposer , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[83]  M. Wojnowski,et al.  Embedded wafer level ball grid array (eWLB) technology for system integration , 2010, 2010 IEEE CPMT Symposium Japan.

[84]  In-Soo Kang,et al.  Wafer level embedded System in Package (WL-eSiP) for mobile applications , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[85]  A. Jourdain,et al.  Enabling 10µm pitch hybrid Cu-Cu IC stacking with Through Silicon Vias , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[86]  David V. Campbell,et al.  Yield modeling of 3D integrated wafer scale assemblies , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[87]  Paul S. Andry,et al.  Fabrication and characterization of robust through-silicon vias for silicon-carrier applications , 2008, IBM J. Res. Dev..

[88]  John H. Lau.  Recent Advances and New Trends in Nanotechnology and 3D Integration for Semiconductor Industry , 2012 .

[89]  Heeseok Lee,et al.  Power Delivery Network Design for 3D SIP Integrated over Silicon Interposer Platform , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[90]  A. Kumar,et al.  Study on the Effect of Wafer Back Grinding Process on Nanomechanical Behavior of Multilayered Low-k Stack , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[91]  Vyshnavi Suntharalingam,et al.  Laser Radar Imager Based on 3D Integration of Geiger-Mode Avalanche Photodiodes with Two SOI Timing Circuit Layers , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[92]  Paresh Limaye,et al.  Insertion bonding: A novel Cu-Cu bonding approach for 3D integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[93]  B. Keser,et al.  The Redistributed Chip Package: A Breakthrough for Advanced Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[94]  H. Reichl,et al.  Through silicon via technology — processes and reliability for wafer-level 3D system integration , 2008, 2008 58th Electronic Components and Technology Conference.

[95]  Dorota Temple,et al.  High density interconnect at 10µm pitch with mechanically keyed Cu/Sn-Cu and Cu-Cu bonding for 3-D integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[96]  Chengkuo Lee,et al.  Characterization and reliability study of low temperature hermetic wafer level bonding using In/Sn interlayer and Cu/Ni/Au metallization , 2009 .

[97]  Qing Xin Zhang,et al.  Application of piezoresistive stress sensors in ultra thin device handling and characterization , 2009 .

[98]  Kuo-Shu Kao,et al.  Wafer Bumping, Assembly, and Reliability of Fine-Pitch Lead-Free Micro Solder Joints for 3-D IC Integration , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[99]  Keiji Mabuchi,et al.  A 1/2.3-inch 10.3Mpixel 50frame/s Back-Illuminated CMOS image sensor , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[100]  G. Harman,et al.  Wire bonding in microelectronics , 2010 .

[101]  John Hon-Shing Lau,et al.  Design and process of 3D MEMS packaging , 2009 .

[102]  T. Suga,et al.  Room-temperature Si-Si and Si-SiN wafer bonding , 2010, 2010 IEEE CPMT Symposium Japan.

[103]  Takayuki Ohba,et al.  Development of multi-stack process on wafer-on-wafer (WOW) , 2010, 2010 IEEE CPMT Symposium Japan.

[104]  T. Meyer,et al.  Embedded wafer level ball grid array (eWLB) , 2006, 2006 8th Electronics Packaging Technology Conference.

[105]  M. Kao,et al.  Low-cost TSH (through-silicon hole) interposers for 3D IC integration , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[106]  K. Buchanan,et al.  Low temperature PECVD of dielectric films for TSV applications , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[107]  J. Cluzel,et al.  Investigation on TSV impact on 65nm CMOS devices and circuits , 2010, 2010 International Electron Devices Meeting.

[108]  H. Hedler,et al.  An embedded device technology based on a molded reconfigured wafer , 2006, 56th Electronic Components and Technology Conference 2006.

[109]  V. Kripesh,et al.  Process Development and Reliability of Microbumps , 2008, 2008 10th Electronics Packaging Technology Conference.

[110]  Nobuaki Takahashi,et al.  Low-cost TSV process using electroless Ni plating for 3D stacked DRAM , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[111]  T. Nishimura,et al.  Concept and basic technologies for 3-D IC structure , 1986, 1986 International Electron Devices Meeting.

[112]  Evaluation of surface microroughness for surface activated bonding , 2010, 2010 IEEE CPMT Symposium Japan.

[113]  Paresh Limaye,et al.  Cu/Sn microbumps interconnect for 3D TSV chip stacking , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[114]  M. Rivoire,et al.  Vertical metal interconnect thanks to tungsten direct bonding , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[115]  John H. Lau,et al.  Overview and outlook of through‐silicon via (TSV) and 3D integrations , 2011 .

[116]  Seung Wook Yoon,et al.  Advanced low profile PoP solution with embedded wafer level PoP (eWLB-PoP) technology , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[117]  Wei Pang,et al.  A Temperature-Stable Film Bulk Acoustic Wave Oscillator , 2008, IEEE Electron Device Letters.

[118]  Maud Vinet,et al.  System on Wafer: A New Silicon Concept in SiP , 2009, Proceedings of the IEEE.

[119]  V. Sundaram,et al.  Low-cost and low-loss 3D silicon interposer for high bandwidth logic-to-memory interconnections without TSV in the logic IC , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[120]  Pierric Gueguen,et al.  Full characterization of Cu/Cu direct bonding for 3D integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[121]  John H. Lau,et al.  Embedded 3D Hybrid IC Integration System-in-Package (SiP) for Opto-Electronic Interconnects in Organic Substrates , 2010 .

[122]  T. Suga,et al.  Au–Au Surface-Activated Bonding and Its Application to Optical Microsensors With 3-D Structure , 2009, IEEE Journal of Selected Topics in Quantum Electronics.

[123]  Xiaowu Zhang,et al.  Development of 3-D Silicon Module With TSV for System in Packaging , 2010, IEEE Transactions on Components and Packaging Technologies.

[124]  J.M. Knecht,et al.  Thermal Effects of Three Dimensional Integrated Circuit Stacks , 2007, 2007 IEEE International SOI Conference.

[125]  H Reichl,et al.  Evaluation of thin wafer processing using a temporary wafer handling system as key technology for 3D system integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[126]  Tadatomo Suga,et al.  Moiré method for nanoprecision wafer-to-wafer alignment: Theory, simulation and application , 2009, 2009 International Conference on Electronic Packaging Technology & High Density Packaging.

[127]  H. Reichl,et al.  3D integration of image sensor SiP using TSV silicon interposer , 2009, 2009 11th Electronics Packaging Technology Conference.

[128]  N. Kernevez,et al.  Challenges for 3D IC integration: bonding quality and thermal management , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[129]  C.K. Chen,et al.  A wafer-scale 3-D circuit integration technology , 2006, IEEE Transactions on Electron Devices.