Analysis of FPGA and software approaches to simulate unconventional computer architectures

The design of new computer architectures relies heavily on simulation. New architectures that incorporate unconventional features or novel designs cannot usually use established simulators and, therefore, designers have to develop their own. Traditionally, software simulators have been the main platform for architectural design, based on the conventional wisdom that software is flexible and easy to program, albeit slow, while hardware is fast but difficult to develop. The introduction of high-level hardware description languages (HDLs), such as Bluespec, together with improvements in FPGAs, provide an opportunity to challenge the traditional notion and consider hardware simulators for this purpose. This paper presents a comprehensive analysis of the performance and the implementation effort of two simulators, one FPGA based and one software based, developed to simulate a novel, unconventional architecture. The analysis uses the interconnection network of the SpiNNaker massively-parallel computer as a case study which allows a comparison with the real system.

[1]  Lieven Eeckhout,et al.  Computer Architecture Performance Evaluation Methods , 2010, Computer Architecture Performance Evaluation Methods.

[2]  Lieven Eeckhout,et al.  Deformable Surface 3D Reconstruction from Monocular Images , 2010 .

[3]  Steve B. Furber,et al.  Understanding the interconnection network of SpiNNaker , 2009, ICS.

[4]  John Wawrzynek,et al.  Chisel: Constructing hardware in a Scala embedded language , 2012, DAC Design Automation Conference 2012.

[5]  Giovanni De Micheli,et al.  A complete network-on-chip emulation framework , 2005, Design, Automation and Test in Europe.

[6]  Luis A. Plana,et al.  A GALS Infrastructure for a Massively Parallel Multiprocessor , 2007, IEEE Design & Test of Computers.

[7]  Srinivas Devadas,et al.  Heracles: a tool for fast RTL-based design space exploration of multicore processors , 2013, FPGA '13.

[8]  Michael Adler,et al.  HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[9]  Natalie D. Enright Jerger,et al.  DART: A Programmable Architecture for NoC Simulation on FPGAs , 2014, IEEE Transactions on Computers.

[10]  Eduardo de la Torre,et al.  A Fast Emulation-Based NoC Prototyping Framework , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[11]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[12]  Dionisios N. Pnevmatikatos,et al.  Formic: Cost-efficient and Scalable Prototyping of Manycore Architectures , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.

[13]  Javier Navaridas,et al.  Simulating and evaluating interconnection networks with INSEE , 2011, Simul. Model. Pract. Theory.

[14]  Babak Falsafi,et al.  PROToFLEX: FPGA-accelerated Hybrid Functional Simulator , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.