The effect of amplitude resolution and mismatch on a digital-to-analog converter used for digital harmonic-cancelling sine-wave synthesis

Digital harmonic-cancelling sine-wave synthesizers (DHSSs) enable programmable, low cost, spectrally pure, sinusoidal signal synthesis for application areas such as communication systems, and on-chip testing of analog/mixed-signal integrated circuits. The implementation of a DHSS requires a digital-to-analog converter (DAC). However, unlike a conventional binary-coded DAC, the harmonic-cancelling DAC (HC-DAC) used in a DHSS scales the input digital signals by a set of irrational amplitude weights. Consequently, the conventional knowledge of how amplitude resolution affects a binary-coded DAC does not apply to HC-DACs. In this paper, we present a mathematical study of how amplitude resolution and unit-element mismatch affects the signal-todistortion (SDR) ratio of an HC-DAC. The results of the study show that it is possible to find a Pareto optimal value of amplitude resolution for a given HC-DAC with a target SDR. The values of SDR estimated from the mathematical model have been verified against circuit simulation results from two HC-DAC designs created using a 013 μm CMOS technology.

[1]  Torsten Lehmann,et al.  Design of a digital harmonic-cancelling sine-wave synthesizer with 100 MHz output frequency, 43.5 dB SFDR, and 2.26 mW power , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  Gildas Leger,et al.  On-chip sinusoidal signal generation with harmonic cancelation for analog and mixed-signal BIST applications , 2015 .

[3]  Torsten Lehmann,et al.  A simple digital architecture for a harmonic-cancelling sine-wave synthesizer , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Chao Yang,et al.  Sinusoid signal generator for on-chip impedance spectroscopy , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[5]  Shigetaka Kumashiro,et al.  On-chip sine-wave noise generator for analog IP noise tolerance measurements , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[6]  Beomsup Kim,et al.  Quadrature direct digital frequency synthesizers using interpolation-based angle rotation , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Ka Nang Leung,et al.  Sub-mW $LC$ Dual-Input Injection-Locked Oscillator for Autonomous WBSNs , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Degang Chen,et al.  Low-Distortion Sine Wave Generation Using a Novel Harmonic Cancellation Technique , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  W. R. Bennett,et al.  Spectra of quantized signals , 1948, Bell Syst. Tech. J..

[10]  Edgar Sánchez-Sinencio,et al.  A Low THD, Low Power, High Output-Swing Time-Mode-Based Tunable Oscillator Via Digital Harmonic-Cancellation Technique , 2010, IEEE Journal of Solid-State Circuits.