Optimized BIST Strategies for Programmable Data Paths Based on Cellular Automata

In this paper, optimized test methodologies will be presented for the generation of a set of predetermined test vectors on chip to be used as part of a BIST strategy for complex programmable data paths. For this purpose, use has been made of a cellular automaton. CAST-2 accomplishes the synthesis of the cellular automaton and the self-test control logic, and evaluates the obtained cellular-automata based solution. Dedicated test strategies for one-pattern tests on the one hand and one- and two-pattern tests on the other hand have been developed. These optimized techniques guarantee a BET implementation with 100 % stuck-at and stuck-open/close fault coverage for all detectable faults. The method has been applied to the data paths of an industrial-size speech processing application, developed with the silicon compiler CATHEDRAL-11. The total data path self-test overhead in terms of area is economically acceptable in practice.

[1]  Hugo De Man,et al.  Cellular automata based self-test for programmable data paths , 1990, Proceedings. International Test Conference 1990.

[2]  Thomas W. Williams,et al.  Design for Testability - A Survey , 1982, IEEE Trans. Computers.

[3]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[4]  F.P.M. Beenker,et al.  Macro Testing: Unifying IC And Board Test , 1986, IEEE Design & Test of Computers.

[5]  S. Wolfram.  Statistical mechanics of cellular automata , 1983 .

[6]  Gamille Cambon,et al.  LFSR based Deterministic and Pseudo-Random Test Pattern Generator Structures , 1991 .

[7]  F. Brglez,et al.  Boundary scan with built-in self-test , 1989, IEEE Design & Test of Computers.

[8]  D. Michael Miller,et al.  The analysis of one-dimensional linear cellular automata and their aliasing properties , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Melvin A. Breuer,et al.  Detectability of CMOS stuck-open faults using random and pseudorandom test sequences , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  J. Mucha,et al.  Built-In Test for Complex Digital Integrated Circuits , 1979, Fifth European Solid State Circuits Conference - ESSCIRC 79.

[11]  Melvin A. Breuer,et al.  Test Schedules for VLSI Circuits Having Built-In Test Hardware , 1986, IEEE Transactions on Computers.

[12]  Charles E. Stroud,et al.  Built-in self-test for high-speed data-path circuitry , 1991, 1991, Proceedings. International Test Conference.

[13]  Howard C. Card,et al.  Group Properties of Cellular Automata and VLSI Applications , 1986, IEEE Transactions on Computers.

[14]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.

[15]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[16]  Theo J. Powell,et al.  An Architecture for Testable VLSI Processors , 1982, ITC.

[17]  Howard C. Card,et al.  Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Charles R. Kime,et al.  Computer-aided design of pseudoexhaustive BIST for semiregular circuits , 1990, Proceedings. International Test Conference 1990.

[19]  R. Dekker,et al.  Realistic built-in self-test for static RAMs , 1989, IEEE Design & Test of Computers.

[20]  Hugo De Man,et al.  Assessment of the cathedral-ii silicon compiler for digital-signal-processing applications , 1991 .

[21]  Charles R. Kime,et al.  A Built-In Test Methodology for VLSI Data Paths , 1984, ITC.

[22]  F. Catthoor,et al.  A testability strategy for microprocessor architecture , 1989, IEEE Design & Test of Computers.