Peak current failure levels in ESD sensitive semiconductor devices and their application in evaluation of materials used in ESD protection: Part 1. Theoretical analysis
暂无分享,去创建一个
This paper shows that theoretical analysis of the thermal model of damage to electrostatic discharge (ESD) energy susceptible devices combined with data from Human Body Model test on devices can be used to estimate an ESD pulse current threshold for damage to ESD energy susceptible semiconductor devices over a wide range of ESD duration and waveforms. The technique is intended for laboratory evaluation of ESD threats from equipment, materials and other ESD sources in the electronics assembly factory environment. In Part 2 of this paper the predicted ESD current damage threshold is experimentally demonstrated to give a useful boundary to a 'safe' area of ESD current and duration.
[1] D. Wunsch,et al. Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse Voltages , 1968 .
[2] Dante M. Tasca,et al. Pulse Power Failure Modes in Semiconductors , 1970 .