A methodology for fast and accurate yield factor estimation during global routing

In this paper, a novel and computationally efficient methodology to accurately estimate key yield factors during the global routing stage is presented. Such an yield factor estimator at the global routing stage is essential since it can used to either get an early estimate of the final yield of the same design (i.e. the yield after applying the required sequence of detailed routing and post-routing yield optimizations) and/or to improve the final yield of the design by making the solution at the end of global routing more amenable to post-routing yield optimizations. The proposed yield factor estimator is inherently flexible and can easily be programmed to estimate during global routing a variety of key yield factors of the same design after a typical sequence of detailed routing and representative post-routing yield optimizations has been applied. Examples are provided to show how the yield factor estimator can be used to predict short and open critical area and metal density after typical yield optimization solutions like wire-spreading, wire-widening and metal filling, respectively. Experimental results presented in the paper show that the proposed yield factor estimator can predict final yield factor hotspots/values with a high degree of accuracy. The proposed estimator is also shown to be more suited for the purpose of yield factor estimation compared with typical metrics at the global routing stage like congestion.

[1]  D. Muller Optimizing Yield in Global Routing , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[2]  Subarna Sinha,et al.  Model Based Layout Pattern Dependent Metal Filling Algorithm for Improved Chip Surface Uniformity in the Copper Process , 2007, 2007 Asia and South Pacific Design Automation Conference.

[3]  Wojciech Maly,et al.  New yield models for DSM manufacturing , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[4]  Rajendran Panda,et al.  Early probabilistic noise estimation for capacitively coupled interconnects , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Andrew B. Kahng,et al.  Monte-Carlo algorithms for layout density control , 2000, ASP-DAC '00.

[6]  Andrew B. Kahng,et al.  Practical iterated fill synthesis for CMP uniformity , 2000, DAC.

[7]  Wojciech Maly,et al.  Design for manufacturability in submicron domain , 1996, ICCAD 1996.

[8]  Qing Su,et al.  A min-variance iterative method for fast smart dummy feature density assignment in chemical-mechanical polishing , 2005, Sixth international symposium on quality electronic design (isqed'05).

[9]  Way Kuo,et al.  An overview of manufacturing yield and reliability modeling for semiconductor products , 1999, Proc. IEEE.

[10]  Martin D. F. Wong,et al.  Model-based dummy feature placement for oxide chemical-mechanicalpolishing manufacturability , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Andrew B. Kahng,et al.  New and exact filling algorithms for layout density control , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[12]  Subarna Sinha,et al.  A New Flexible Algorithm for Random Yield Improvement , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).