A methodology for fast and accurate yield factor estimation during global routing
暂无分享,去创建一个
[1] D. Muller. Optimizing Yield in Global Routing , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[2] Subarna Sinha,et al. Model Based Layout Pattern Dependent Metal Filling Algorithm for Improved Chip Surface Uniformity in the Copper Process , 2007, 2007 Asia and South Pacific Design Automation Conference.
[3] Wojciech Maly,et al. New yield models for DSM manufacturing , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[4] Rajendran Panda,et al. Early probabilistic noise estimation for capacitively coupled interconnects , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Andrew B. Kahng,et al. Monte-Carlo algorithms for layout density control , 2000, ASP-DAC '00.
[6] Andrew B. Kahng,et al. Practical iterated fill synthesis for CMP uniformity , 2000, DAC.
[7] Wojciech Maly,et al. Design for manufacturability in submicron domain , 1996, ICCAD 1996.
[8] Qing Su,et al. A min-variance iterative method for fast smart dummy feature density assignment in chemical-mechanical polishing , 2005, Sixth international symposium on quality electronic design (isqed'05).
[9] Way Kuo,et al. An overview of manufacturing yield and reliability modeling for semiconductor products , 1999, Proc. IEEE.
[10] Martin D. F. Wong,et al. Model-based dummy feature placement for oxide chemical-mechanicalpolishing manufacturability , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Andrew B. Kahng,et al. New and exact filling algorithms for layout density control , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).
[12] Subarna Sinha,et al. A New Flexible Algorithm for Random Yield Improvement , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).