Low power robust signal processing
暂无分享,去创建一个
[1] Anthony S. Wojcik,et al. Afips Conference Proceedings , 1985 .
[2] Mary Jane Irwin,et al. Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A Tutorial , 1987, Computer.
[3] Naresh R. Shanbhag,et al. Reliable low-power digital signal processing via reduced precision redundancy , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Sung-Ming Yen,et al. An efficient redundant-binary number to binary number converter , 1992 .
[5] Hiroto Yasuura,et al. High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree , 1985, IEEE Transactions on Computers.
[6] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[7] Algirdas Avizienis,et al. Binary-compatible signed-digit arithmetic , 1899, AFIPS '64 (Fall, part I).
[8] Pinaki Mazumder,et al. Redundant arithmetic, algorithms and implementations , 2000, Integr..
[9] Naresh R. Shanbhag,et al. Soft digital signal processing , 2001, IEEE Trans. Very Large Scale Integr. Syst..