Perturb and Simplify: Multilevel Boolean
暂无分享,去创建一个
[1] Shih-Chieh Chang,et al. Perturb And Simplify: Multi-level Boolean Network Optimizer , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[2] Shih-Chieh Chang,et al. Layout Driven Logic Synthesis for FPGAs , 1994, 31st Design Automation Conference.
[3] Kwang-Ting Cheng,et al. Sequential logic optimization by redundancy addition and removal , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[4] Enrico Macii,et al. Algorithms for Approximate FSM Traversal , 1993, 30th ACM/IEEE Design Automation Conference.
[5] Giovanni De Micheli,et al. Optimization of Combinational Logic Circuits Based on Compatible Gates , 1993, 30th ACM/IEEE Design Automation Conference.
[6] Kwang-Ting Cheng,et al. Multi-level logic optimization by redundancy addition and removal , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[7] M. Higashida,et al. Multi-level logic optimization based on pseudo maximum sets of permissible functions , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[8] Dhiraj K. Pradhan,et al. Recursive Learning: An attractive alternative to the decision tree for test generation in digital ci , 1992, Proceedings International Test Conference 1992.
[9] Louise Trevillyan,et al. Global flow optimization in automatic logic design , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[11] Yahiko Kambayashi,et al. The Transduction Method-Design of Logic Networks Based on Permissible Functions , 1989, IEEE Trans. Computers.
[12] Gary D. Hachtel,et al. BOLD: The Boulder Optimal Logic Design system , 1989, [1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track.
[13] Michael H. Schulz,et al. Advanced automatic test pattern generation and redundancy identification techniques , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[14] Robert K. Brayton,et al. Multi-level logic minimization using implicit don't cares , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[15] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] M. Ray Mercer,et al. A Topological Search Algorithm for ATPG , 1987, 24th ACM/IEEE Design Automation Conference.
[17] Charles E. Leiserson,et al. Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .
[18] SUDHAKAR M. REDDY,et al. Multiple Fault Detection in Combinational Networks , 1972, IEEE Transactions on Computers.