Based on simulation results and accompanying analysis, we suggest a thyristor-type ESD protection device structure suitable for implementation in standard CMOS processes to reduce the parasitic capacitances added to the input nodes, which is very important in CMOS RF IC’s. We compare DC breakdown characteristics of the suggested device to those of a conventional NMOS protection device to show the benefits of using the suggested device for ESD protection. The characteristic improvements are demonstrated and the corresponding mechanisms are explained based on simulations. Structure dependencies are also examined to define the optimal structure. AC simulation results are introduced to estimate the magnitude of reduction in the added parasitic capacitance when using the suggested device for ESD protection. The analysis shows a possibility of reducing the added parasitic capacitance down to about 1/45 of that resulting with a conventional NMOS protection transistor, while maintaining robustness against ESD.
[1]
B. Kleveland,et al.
Distributed ESD protection for high-speed integrated circuits
,
2000,
IEEE Electron Device Letters.
[2]
Tung-Yang Chen,et al.
ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications
,
2000,
IEEE Journal of Solid-State Circuits.
[3]
A. Amerasekera,et al.
Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters
,
1991
.
[4]
M. Steyaert,et al.
High-performance 5.2 GHz LNA with on-chip inductor to provide ESD protection
,
2001
.
[5]
Amitava Chatterjee,et al.
Hot-electron reliability and ESD latent damage
,
1988
.