A 700uA, 405MHz fractional-N All digital frequency-locked loop for MICS band applications

An all-digital frequency-locked loop (ADFLL) based frequency synthesizer with a built-in FSK modulator for medical implants communication systems (MICS) band applications is presented. The ADFLL uses a high resolution single-bit digital ΣΔ frequency discriminator in the feedback path and a ΣΔ phase accumulator in the reference path, achieving fractional resolution. The ADFLL uses a digital IIR-based loop filter followed by a digital-intensive ΣΔ current-steering DAC and a first-order-hold filter. The ADFLL achieves 9.5Hz frequency resolution, spanning the ISM 400MHz-410MHz band. The worst-case near-integer spur of −55dBc and a phase noise of −83dBc/Hz at 300kHz offset is measured. The ADFLL is fabricated on a 0.18um CMOS process, occupying 0.14mm2 die area, with a quiescent current consumption of 700uA.

[1]  R.B. Staszewski,et al.  A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[2]  Mehmet R. Yuce,et al.  Integrated VCO Design for MICS Transceivers , 2006, IEEE Custom Integrated Circuits Conference 2006.

[3]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[4]  M. Høvin,et al.  Delta-sigma modulators using frequency-modulated intermediate values , 1997, IEEE J. Solid State Circuits.

[5]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  Giuseppe Palmisano,et al.  A 1.2-mW CMOS frequency synthesizer with fully-integrated LC VCO for 400-MHz medical implantable transceivers , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.