Experimental Investigation on Superior PMOS Performance of Uniaxial Strained ≪110≫ Silicon Nanowire Channel By Embedded SiGe Source/Drain
暂无分享,去创建一个
Donggun Park | Keun Hwi Cho | Kyoung Hwan Yeo | Dong-Won Kim | Donggun Park | S. Suk | Ming Li | K. Yeo | Dong-Won Kim | Y. Yeoh | K. Cho | Wonshik Lee | Sung Dae Suk | Ming Li | Yun Young Yeoh | Won-Seong Lee
[1] B. Ryu,et al. High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[2] S. Thompson,et al. Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.
[3] A. Chou,et al. High performance CMOS fabricated on hybrid substrate with different crystal orientations , 2003, IEEE International Electron Devices Meeting 2003.
[4] Gerhard Klimeck,et al. Bandstructure and orientation effects in ballistic Si and Ge nanowire FETs , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..