论文信息 - A high level synthesis tool for systolic designs

A high level synthesis tool for systolic designs

The authors present DECOMPOSER, a high-level synthesis tool for automating the design of systolic systems. DECOMPOSER takes as inputs a hierarchical description of the computation to be performed and some hint as to how it is to be performed. The computation description is in the form of a parameterized DAG (directed acyclic graph) so that different problem sizes can be handled. The hit is in the form of marking information for that DAG. DECOMPOSER produces a detailed report on the hardware requirements for the specified computation. In particular, the structure of each computation node, how the computation nodes are connected, and the input and output sequences are given. The information is passed to other tools in the tool set so that ultimately a layout description file in suitable format (e.g. CIF) can be generated for the architecture performing the computation derived by DECOMPOSER.<<ETX>>

[1] Mary Jane Irwin,et al. The Arithmetic Cube , 1987, IEEE Transactions on Computers.

[2] Mary Jane Irwin,et al. An Overview of the Penn State Design System , 1987, 24th ACM/IEEE Design Automation Conference.

[3] Marina C. Chen. Synthesizing VLSI Architectures: Dynamic Programming Solver , 1986, ICPP.

[4] Joseph Douglas Horton,et al. A Polynomial-Time Algorithm to Find the Shortest Cycle Basis of a Graph , 1987, SIAM J. Comput..

[5] A.L. Sangiovanni-Vincentelli,et al. CAD tools for ASIC design , 1987, Proceedings of the IEEE.

[6] Benjamin W. Wah,et al. Systolic processing for dynamic programming problems , 1988, ICPP.

[7] Mary Jane Irwin,et al. Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A Tutorial , 1987, Computer.

[8] Peter R. Cappello,et al. Unifying VLSI Array Designs with Geometric Transformations , 1983, International Conference on Parallel Processing.