This paper presents a methodology for microprocessor verification that significantly reduces the learning curve for performing verification. The methodology is formalized in the HOL theorem-proving system. The paper includes a description of a large case study performed to evaluate the methodology. The novel aspects of this research include the use of abstract theories to formalize hardware models. Because our model is described using abstract theories, it provides a framework for both the specification and the verification. This framework reduces the number of ad hoc modeling decisions that must be made to complete the verification. Another unique aspect of our research is the use of hierarchical abstractions to reduce the number of difficult lemmas in completing the verification. Our formalism frees the user from directly reasoning about the difficult aspects of modeling the hierarchy, namely the temporal and data abstractions. We believe that our formalism, coupled with case studies and tools, allows microprocessor verification to be done by engineers with relatively little experience in microprocessor specification or logic. We are currently testing that hypothesis by using the methodology to teach graduate students formal microprocessor modeling. >
[1]
Tom Melham,et al.
Hardware Verification using Higher−Order Logic
,
1986
.
[2]
Phillip John Windley.
The formal verification of generic interpreters
,
1990
.
[3]
A. Cohn.
The notion of proof in hardware verification
,
1989
.
[4]
Alonzo Church,et al.
A formulation of the simple theory of types
,
1940,
Journal of Symbolic Logic.
[5]
P. J. Windley.
Using correctness results to verify behavioral properties of microprocessors
,
1991,
COMPASS '91, Proceedings of the Sixth Annual Conference on Computer Assurance.
[6]
Emmanuel Katevenis,et al.
Reduced instruction set computer architectures for VLSI
,
1984
.
[7]
Phillip J. Windley,et al.
Abstract Theories in HOL
,
1992,
TPHOLs.
[8]
John Herbert.
Temporal abstraction of digital designs
,
1988
.
[9]
Francois Anceau,et al.
The architecture of microprocessors
,
1987
.
[10]
Avra Cohn.
Correctness properties of the Viper block model: the second level
,
1989
.
[11]
M. Gordon.
HOL: A Proof Generating System for Higher-Order Logic
,
1988
.
[12]
Tom Melham,et al.
Abstraction Mechanisms for Hardware Verification
,
1988
.