On methods to match a test pattern generator to a circuit-under-test

Autonomous circuits such as linear feedback shift registers (LFSRs) and cellular automats are used as low-cost test pattern generators for circuits testable by pseudo-random patterns. We demonstrate that different LFSRs of the same degree, started from different initial states, may yield significantly different fault coverages and test lengths when used as test pattern generators for a given circuit, especially when the circuit has faults which are hard to detect by a practical number of pseudo-random patterns. Methods to tailor an LFSR to a circuit-under-test are proposed, that attempt to select the most effective LFSR and initial state for the circuit. The first method is based on a learning process that can be applied directly to certain types of circuits. The learning process is also used to establish a collection of (primitive and nonprimitive) LFSRs and initial states, effective for arbitrary circuits. This collection can then be used as a starting point for a genetic optimization procedure aimed at improving the selected LFSR and initial state. The use of an LFSR that can apply complemented as well as uncomplemented test patterns is shown to significantly improve the fault coverage, at the cost of a small area overhead. Experimental results demonstrate the applicability of the proposed approaches to stuck-at faults and to transition faults.

[1]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[2]  G. Kemnitz,et al.  How To Do Weighted Random Testing For Bist? , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[3]  Gary S. Ditlow,et al.  Random Pattern Testability , 1984, IEEE Transactions on Computers.

[4]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[5]  Hans-Joachim Wunderlich,et al.  Self test using unequiprobable random patterns , 1987 .

[6]  Eric Lindbloom,et al.  The Weighted Random Test-Pattern Generator , 1975, IEEE Transactions on Computers.

[7]  Bernard Courtois,et al.  Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers , 1992 .

[8]  Sheldon B. Akers,et al.  Test set embedding in a built-in self-test environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[9]  Edward J. McCluskey,et al.  Design for Autonomous Test , 1981, IEEE Transactions on Computers.

[10]  Howard C. Card,et al.  Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[12]  James L. Massey,et al.  Review of 'Error-Correcting Codes, 2nd edn.' (Peterson, W. W., and Weldon, E. J., Jr.; 1972) , 1973, IEEE Trans. Inf. Theory.

[13]  Hans-Joachim Wunderlich,et al.  Multiple distributions for biased random test patterns , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[14]  Elizabeth M. Rudnick,et al.  Non-Scan Design-for-Testability Techniques for Sequential Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[15]  J. Savir,et al.  A multiple seed linear feedback shift register , 1990, Proceedings. International Test Conference 1990.

[16]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[17]  Eric Lindbloom,et al.  Structured Logic Testing , 1990 .

[18]  Irith Pomeranz,et al.  A learning-based method to match a test pattern generator to a circuit-under-test , 1993, Proceedings of IEEE International Test Conference - (ITC).

[19]  Nur A. Touba,et al.  Transformed pseudo-random patterns for BIST , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[20]  Hugo De Man,et al.  Optimized BIST Strategies for Programmable Data Paths Based on Cellular Automata , 1992, Proceedings International Test Conference 1992.

[21]  John A. Waicukauski,et al.  Fault detection effectiveness of weighted random patterns , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[22]  John H. Holland,et al.  Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .

[23]  Irith Pomeranz,et al.  3-Weight Pseudo-Random Test Generation Based on a Deterministic Test Set , 1992, The Fifth International Conference on VLSI Design.

[24]  Janak H. Patel,et al.  Design of Test Pattern Generators for Built-In Test , 1984, ITC.

[25]  Fardad Siavoshi,et al.  WTPGA: a novel weighted test-pattern generation approach for VLSI built-in self test , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[26]  Benoit Nadeau-Dostie,et al.  A new procedure for weighted random built-in self-test , 1990, Proceedings. International Test Conference 1990.

[27]  Clay S. Gloster,et al.  Hardware-based weighted random pattern generation for boundary scan , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[28]  Prathima Agrawal,et al.  Probabilistic Analysis of Random Test Generation Method for Irredundant Combinational Logic Networks , 1975, IEEE Transactions on Computers.

[29]  Irith Pomeranz,et al.  INCREDYBLE-TG: INCREmental DYnamic Test Generation Based on LEarning , 1993, 30th ACM/IEEE Design Automation Conference.

[30]  Janusz Rajski,et al.  Generation of correlated random patterns for the complete testing of synthesized multi-level circuits , 1991, 28th ACM/IEEE Design Automation Conference.