A Practical Switching Loss Model for Buck Voltage Regulators

In this paper, a review of switching loss mechanisms for synchronous buck voltage regulators (VRs) is presented. Following the review, a new simple and accurate analytical switching loss model is proposed for synchronous buck VRs. The model includes the impact of common source inductance and switch parasitic inductances on switching loss. The proposed model uses simple equations to calculate the rise and fall times and piecewise linear approximations of the high-side MOSFET voltage and current waveforms to allow quick and accurate calculation of switching loss in a synchronous buck VR. A simulation program with integrated circuit emphasis (Spice) simulations are used to demonstrate the accuracy of the voltage source driver model operating in a 1-MHz synchronous buck VR at 12-V input, 1.3-V output. Switching loss was estimated with the proposed model and compared to Spice measurements. Experimental results are presented to demonstrate the accuracy of the proposed model.

[1]  G. Stojcic,et al.  Characterization of $Cdv/dt$ Induced Power Loss in Synchronous Buck DC–DC Converters , 2004, IEEE Transactions on Power Electronics.

[2]  Laszlo Balogh.  Design And Application Guide For High Speed MOSFET Gate Drive Circuits By , 2006 .

[3]  F.C. Lee,et al.  Bandwidth Improvements for Peak-Current Controlled Voltage Regulators , 2007, IEEE Transactions on Power Electronics.

[4]  C. Blake,et al.  Understanding the Effect of Power MOSFET Package Parasitics on VRM Circuit Efficiency at Frequencies above 1 MHz , 2003 .

[5]  W. Eberle,et al.  Optimal Design of Current Source Gate Driver for a Buck Voltage Regulator Based on a New Analytical Loss Model , 2007, 2007 IEEE Power Electronics Specialists Conference.

[6]  W. Eberle,et al.  Optimal Design of Resonant Gate Driver for Buck Converter Based on a New Analytical Loss Model , 2008, IEEE Transactions on Power Electronics.

[7]  F. C. Lee,et al.  A novel resonant gate driver for high frequency synchronous buck converters , 2002 .

[8]  F.C. Lee,et al.  12V VR Efficiency Improvement based on Two-stage Approach and a Novel Gate Driver , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[9]  I. Batarseh,et al.  VR Transient Improvement at High Slew Rate Load—Active Transient Voltage Compensator , 2007, IEEE Transactions on Power Electronics.

[10]  W. Eberle,et al.  A Current Source Gate Driver Achieving Switching Loss Savings and Gate Energy Recovery at 1-MHz , 2008, IEEE Transactions on Power Electronics.

[11]  W. Eberle,et al.  A High Efficiency Synchronous Buck VRM with Current Source Gate Driver , 2007, 2007 IEEE Power Electronics Specialists Conference.

[12]  F.C. Lee,et al.  Analytical loss model of power MOSFET , 2006, IEEE Transactions on Power Electronics.

[13]  F.C. Lee,et al.  Multifrequency Small-Signal Model for Buck and Multiphase Buck Converters , 2006, IEEE Transactions on Power Electronics.

[14]  Yanfei Liu,et al.  A new resonant gate drive circuit for synchronous buck converter , 2006, Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06..

[15]  Kaiwei Yao,et al.  Tapped-inductor buck converter for high-step-down DC-DC conversion , 2005, IEEE Transactions on Power Electronics.

[16]  G. Stojcic,et al.  Characterization of $Cdv/dt$ Induced Power Loss in Synchronous Buck DC–DC Converters , 2007 .