효율적인 제곱기 설계

In this paper, we present an area-efficient squarer design method using new partial product rearrangement. By simulations, it is shown that the proposed squarers lead to up to 17% reduction in area, 10% reduction in propagation delay and 10% reduction in power consumption compared with previous squarers.