Using the MSET Device to Counteract Power-Analysis Attacks

One pivotal countermeasure in dealing with side-channel power analysis attacks is to maintain the signal-to-noise ratio of the power readings associated with the target as data-independent and as low as possible, in order to limit the attacker’s ability to deduce meaningful information from the target. The following study shows that the MSET (Multiple-State Electrostatically-Formed Nanowire Transistor) device achieves these two desired outcomes by virtue of its low-power characteristics, therefore having an inherent advantage in terms of side channel attacks over prevalent technologies. This advantage is tested with an SRAM cell and a memory register. Using correlation metrics, the correlation coefficient of the Hamming distance to the power dissipation in the register - at the adversary’s point of observation - is shown to be close to zero over multiple power traces, when the register is implemented in MSET technology.

[1]  Jean-Sébastien Coron,et al.  Statistics and secret leakage , 2000, TECS.

[2]  Denis Flandre,et al.  Low-swing current mode logic (LSCML): A new logic style for secure and robust smart cards against power analysis attacks , 2006, Microelectron. J..

[3]  Siva Sai Yerubandi,et al.  Differential Power Analysis , 2002 .

[4]  Alessandro Trifiletti,et al.  Univariate Power Analysis Attacks Exploiting Static Dissipation of Nanometer CMOS VLSI Circuits for Cryptographic Applications , 2017, IEEE Transactions on Emerging Topics in Computing.

[5]  Stefan Mangard,et al.  Power analysis attacks - revealing the secrets of smart cards , 2007 .

[6]  Francis Olivier,et al.  Electromagnetic Analysis: Concrete Results , 2001, CHES.

[7]  I. Verbauwhede,et al.  A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[8]  Mehdi Baradaran Tahoori,et al.  An inside job: Remote power analysis attacks on FPGAs , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  I. Amit,et al.  Multiple State Electrostatically Formed Nanowire Transistors , 2015, IEEE Electron Device Letters.

[10]  Jean-Jacques Quisquater,et al.  ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards , 2001, E-smart.

[11]  Christophe Clavier,et al.  Correlation Power Analysis with a Leakage Model , 2004, CHES.

[12]  M. I. Elmasry,et al.  Dynamic current mode logic (DyCML): a new low-power high-performance logic style , 2001, IEEE J. Solid State Circuits.

[13]  Hao Ding,et al.  A new model for four-terminal junction field-effect transistors , 2006 .

[14]  Stefan Mangard,et al.  Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints , 2005, CHES.

[15]  Yossi Rosenwaks,et al.  Threshold Logic With Electrostatically Formed Nanowires , 2016, IEEE Transactions on Electron Devices.

[16]  Paul C. Kocher,et al.  Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems , 1996, CRYPTO.

[17]  Yossi Rosenwaks,et al.  Tunable diameter electrostatically formed nanowire for high sensitivity gas sensing , 2015, Nano Research.

[18]  Jean-Didier Legat,et al.  A Dynamic Current Mode Logic to Counteract Power Analysis Attacks , 2004 .

[19]  Y. Rosenwaks,et al.  Dynamic and Power Performance of Multiple State Electrostatically Formed Nanowire Transistors , 2017, IEEE Transactions on Electron Devices.

[20]  Stefan Mangard,et al.  Power Analysis Attacks and Countermeasures , 2007, IEEE Design & Test of Computers.

[21]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[22]  Jean-Jacques Quisquater,et al.  Information Theoretic Evaluation of Side-Channel Resistant Logic Styles , 2007, CHES.

[23]  Gil Shalev,et al.  The Electrostatically Formed Nanowire: A Novel Platform for Gas-Sensing Applications , 2017, Sensors.

[24]  Assaf Peled,et al.  An SRAM Based on the MSET Device , 2019, IEEE Transactions on Electron Devices.

[25]  A Paradigm for Integrated Circuits Based on the MSET Transistor , 2018, IEEE Transactions on Electron Devices.

[26]  Ozgur Sinanoglu,et al.  Logic Locking With Provable Security Against Power Analysis Attacks , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Ingrid Verbauwhede,et al.  A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.