Vertically Integrated Circuits at Fermilab

The exploration of vertically integrated circuits, also commonly known as 3D-IC technology, for applications in radiation detection started at Fermilab in 2006. This paper examines the opportunities that vertical integration offers by looking at various 3D designs that have been completed by Fermilab. The emphasis is on opportunities that are presented by through silicon vias (TSV), wafer and circuit thinning, and finally fusion bonding techniques to replace conventional bump bonding. Early work by Fermilab has led to an international consortium for the development of 3D-IC circuits for High Energy Physics. For the first time, Fermilab has organized a 3D MPW run, to which more than 25 different designs have been submitted by the consortium.

[1]  W. Redman-White,et al.  Analogue design issues for SOI CMOS , 1996, 1996 IEEE International SOI Conference Proceedings.

[2]  W. Redman-White,et al.  Drain current mismatch in SOI CMOS current mirrors and D/A converters due to localised internal and coupled heating , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.

[3]  Ying-Che Tseng,et al.  AC floating body effects and the resultant analog circuit issues in submicron floating body and body-grounded SOI MOSFET's , 1999 .

[4]  R. Dinapoli,et al.  Medipix2: A 64-k pixel readout chip with 55-/spl mu/m square elements working in single photon counting mode , 2001 .

[5]  P. Fischer,et al.  First implementation of the MEPHISTO binary readout architecture for strip detectors , 2001 .

[6]  Kenneth Rose,et al.  First-order performance prediction of cache memory with wafer-level 3D integration , 2005, IEEE Design & Test of Computers.

[7]  P. Enquist,et al.  Room temperature SiO2∕SiO2 covalent bonding , 2006 .

[8]  Robert S. Patti,et al.  Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.

[9]  M. Vertregt,et al.  The analog challenge of nanometer CMOS , 2006, 2006 International Electron Devices Meeting.

[10]  C.K. Chen,et al.  A wafer-scale 3-D circuit integration technology , 2006, IEEE Transactions on Electron Devices.

[11]  R. Frey,et al.  Silicon Detectors at the ILC , 2007 .

[12]  W. Rausch,et al.  Impact of Mobile Charge on Matching Sensitivity in SOI Analog Circuits , 2007, 2007 IEEE/SEMI Advanced Semiconductor Manufacturing Conference.

[13]  C.K. Chen,et al.  Characterization of a three-dimensional SOI integrated-circuit technology , 2008, 2008 IEEE International SOI Conference.

[14]  M. Puech,et al.  Fabrication of 3D packaging TSV using DRIE , 2008, 2008 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS.

[15]  G. Grübel,et al.  X-Ray Photon Correlation Spectroscopy (XPCS) , 2008, SMC 2008.

[16]  Wilfried Haensch.  Why should we do 3D integration? , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[17]  L. Clavelier,et al.  3D Integration : a technological toolbox , 2008, 2008 3rd International Microsystems, Packaging, Assembly & Circuits Technology Conference.

[18]  Douglas C. Oakley,et al.  Wafer-scale 3D integration of InGaAs image sensors with Si readout circuits , 2009, 2009 IEEE International Conference on 3D System Integration.

[19]  C. Laviron,et al.  Via first approach optimisation for Through Silicon Via applications , 2009, 2009 59th Electronic Components and Technology Conference.

[20]  Sensor/ROIC Integration using Oxide Bonding , 2009, 0902.2801.

[21]  Roberto Becchrle.  Front-end electronics for the B-layer replacement or SLHC in ATLAS , 2009 .

[22]  A. Mozzanica,et al.  Characterization and Calibration of PILATUS Detectors , 2009, IEEE Transactions on Nuclear Science.

[23]  Mitsumasa Koyanagi,et al.  3D integration technology for 3D stacked retinal chip , 2009, 2009 IEEE International Conference on 3D System Integration.

[24]  R. J. Yarema,et al.  3D design activities at Fermilab: Opportunities for physics , 2010 .

[25]  J. Meindl,et al.  Integrated Microfluidic Cooling and Interconnects for 2D and 3D Chips , 2010, IEEE Transactions on Advanced Packaging.

[26]  G. Deptuch,et al.  A Vertically Integrated Pixel Readout Device for the Vertex Detector at the International Linear Collider , 2010, IEEE Transactions on Nuclear Science.

[27]  Peter Ramm,et al.  Handbook of 3D integration : technology and applications of 3D integrated circuits , 2012 .