Temperature Sensor Front End in SOI CMOS Operating up to 250 $^{\circ}\hbox{C}$

This brief presents a complementary-to-absolute-temperature voltage and a voltage reference based on the threshold voltage Vth extraction principle. The proposed Vth extraction circuit eliminates the nonlinear temperature-dependent mobility and mobility ratio terms, and it achieves a wide operating temperature range from -25 °C to 250 °C. The threshold-voltage temperature coefficient (TC) mismatch between nMOS and pMOS is compensated by selecting different channel lengths. Fabricated in the 1-μm partially depleted silicon-on-insulator CMOS process, the voltage reference achieves a box model TC of 27 parts per million (ppm) (mean) for an operating temperature range of -25 °C-250 °C and 18.7 ppm (mean) for a range of 25 °C-150 °C. Furthermore, the ratiometric output achieves mean temperature inaccuracy within ±1.8% over a temperature of 275 °C.

[1]  D. Flandre,et al.  A bandgap circuit operating up to 300/spl deg/C using lateral bipolar transistors in thin-film CMOS-SOI technology , 1999, HITEN 99. Third European Conference on High Temperature Electronics. (IEEE Cat. No.99EX372).

[2]  Ze-kun Zhou,et al.  A CMOS Voltage Reference Based on Mutual Compensation of Vtn and Vtp , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  C. Eisenhut,et al.  SIMOX voltage references for applications up to 275/spl deg/C using the threshold voltage difference principle , 1997, 1997 IEEE International SOI Conference Proceedings.

[4]  D. Flandre,et al.  Ultra low power, harsh environment SOI-CMOS design of temperature sensor based threshold detection and wake-up IC , 2010, 2010 IEEE International SOI Conference (SOI).

[5]  Denis Flandre,et al.  A bandgap circuit operating up to 300/spl deg/C using lateral bipolar transistors in thin-film CMOS-SOI technology , 1999, 1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345).

[6]  Y. Amemiya,et al.  A 0.3μW, 7 ppm/°C CMOS Voltage reference circuit for on-chip process monitoring in analog circuits , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[7]  Giuseppe de Vita,et al.  An ultra-low-power, temperature compensated voltage reference generator , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[8]  Kofi A. A. Makinwa,et al.  A single-trim CMOS bandgap reference with a 3σ inaccuracy of ±0.15% from -40°C to 125°C , 2010, ISSCC.

[9]  Giuseppe de Vita,et al.  A Sub-1-V, 10 ppm/ $^{\circ}$C, Nanopower Voltage Reference Generator , 2007, IEEE Journal of Solid-State Circuits.

[10]  Minkyu Je,et al.  High temperature bandgap reference in PDSOI CMOS with operating temperature up to 300°C , 2012, 2012 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).

[11]  H.J. Oguey,et al.  MOS Voltage Reference based on Polysilicon Gate Work Function Difference , 1979, Fifth European Solid State Circuits Conference - ESSCIRC 79.

[12]  Philippe Godignon,et al.  High temperature-low temperature coefficient analog voltage reference integrated circuit implemented with SiC MESFETs , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).

[13]  Ka Nang Leung,et al.  A CMOS Voltage Reference Based on Weighted V GS for CMOS Low-Dropout Linear Regulators , 2001 .

[14]  G. Iannaccone,et al.  A Sub-1 V, 10 ppm/°C, Nanopower Voltage Reference Generator , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[15]  R.A. Blauschild,et al.  A new NMOS temperature-stable voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[16]  Denis Flandre,et al.  Design and characterisation of ultra-low-power SOI-CMOS IC temperature level detector , 2012 .

[17]  Kofi A. A. Makinwa,et al.  A CMOS smart temperature sensor with a 3σ inaccuracy of ±0.1°C from -55°C to 125°C , 2005, IEEE J. Solid State Circuits.

[18]  K. Leung,et al.  A CMOS voltage reference based on weighted /spl Delta/V/sub GS/ for CMOS low-dropout linear regulators , 2003 .

[19]  G. Groeseneken,et al.  Temperature dependence of threshold voltage in thin-film SOI MOSFETs , 1990, IEEE Electron Device Letters.

[20]  Theodore I. Kamins,et al.  Device Electronics for Integrated Circuits , 1977 .